Skyworks Solutions Inc. SI86SM41BC-AS1R
- Part No.:
- SI86SM41BC-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86SM41BC-AS1R.pdf
- Description:
- 6.0 KVRMS LOW POWER ISOLATOR, 4
- Quantity:
- Payment:

- Shipping:

Inventory:3,767
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86SM41BC-AS1R from Skyworks Solutions is a 4-channel reinforced digital isolator with sleep mode control (SMb pin), 150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating in a WB SOIC-16 package. It enables bidirectional signal isolation in high-noise industrial motor drives and automotive battery management systems where low-power operation during idle states is critical.
For engineers reviewing the SI86SM41BC-AS1R datasheet, SI86SM41BC-AS1R pinout, SI86SM41BC-AS1R application, or SI86SM41BC-AS1R equivalent, this page delivers verified technical context, exact pin functions, fail-safe output behavior, AEC-Q100 qualification status, and real-world design implications for isolated SPI, gate driver feedback, and HV/LV domain separation.
Technical Context
The SI86SM41BC-AS1R implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and supporting DC–150 Mbps operation without external clocking. Its architecture includes independent UVLO and reset circuits per side (VDD1/VDD2), with RSTB– threshold at ~1.7 V and tSTART of 0.3 ms.
Sleep mode is controlled via active-low SMb pin, which places all transmitters and receivers into low-power state (750 µA per side) while retaining one always-active channel to monitor SMb status. Outputs enter tri-state when SMb is asserted, and default high/low behavior during unpowered conditions is fixed by ordering option (BC = default low).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial interfaces including isolated SPI and QSPI without timing bottlenecks. |
| Propagation delay | 10 ns typical - enables tight timing budgets in closed-loop motor control and fast ADC/DAC sampling paths. |
| Isolation rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements per UL 1577, IEC 60747-17, and GB4943.1. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains on both isolated sides. |
| Operating temperature | –40 °C to +125 °C - qualified for under-hood automotive and industrial ambient environments. |
| Transient immunity | ≥100 kV/µs - ensures robust operation in high-dv/dt environments such as traction inverters and SMPS. |
| AEC-Q100 grade | Qualified - validated for automotive applications including onboard chargers and battery management systems. |
Pinout & Package
SI86SM41BC-AS1R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS working voltage. Pin 1 is marked with a dot; pin 16 is VDD2. The isolation barrier separates Side A (pins 1–8) and Side B (pins 9–16).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side A power supply | Supplies 2.25–5.5 V to input-side circuitry; requires 0.1 µF + 10 µF bypass capacitors. |
| A1–A4 | Side A digital I/O | Four unidirectional input channels from controller domain; Schmitt-trigger + CMOS thresholds ensure noise immunity. |
| SMb | Sleep mode control | Active-low enable for global sleep mode; drives device into 750 µA/side state while retaining wake-up capability. |
| GND1 | Side A ground | Reference for VDD1 and A1–A4; must be separated from GND2 by ≥8 mm creepage for safety compliance. |
| B1–B4 | Side B digital I/O | Four isolated output channels to peripheral domain; outputs tristate when SMb is asserted. |
| GND2 | Side B ground | Reference for VDD2 and B1–B4; forms safety barrier with GND1; no direct electrical connection. |
| VDD2 | Side B power supply | Supplies 2.25–5.5 V to output-side circuitry; independent of VDD1 for dual-domain operation. |
| NC | No connect | Pin 9 is not bonded; must remain unconnected and unstubbed to maintain isolation integrity. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates startup initialization and provides best-in-class CMTI (>100 kV/µs) without optical degradation over time. |
| Selectable fail-safe output | BC suffix indicates default-low output state during VDD1 undervoltage - prevents unintended activation in power-loss scenarios. |
| Sleep mode with wake-on-SMb | Reduces quiescent current to 750 µA per side while maintaining single-pin wake capability - ideal for intermittent communication protocols. |
| Reinforced insulation certification | UL 1577 (6000 VRMS), VDE 60747-17, CSA 62368-1, CQC GB4943.1 - enables system-level safety certification without additional barriers. |
| Wide supply range & temp grade | Operates from 2.25–5.5 V and –40 °C to +125 °C - supports mixed-voltage designs and harsh-environment deployment. |
Applications
| Industrial Motor Control | Automotive Battery Management |
|---|---|
|
Use Scenario: Isolating PWM gate drive signals and current-sense feedback between MCU and IGBT/SiC half-bridge in servo drives. IC Role / Device Role / Timing Role: SI86SM41BC-AS1R provides four independent isolated channels: two forward (A→B) for gate drive enable, two reverse (B→A) for analog-to-digital converter status reporting. Use Value: 10 ns propagation delay ensures <100 ns total loop latency; 6000 VRMS rating withstands >1 kV common-mode transients during switching. |
Use Scenario: Isolating cell voltage monitoring and balancing command signals between battery pack controller and slave monitoring ICs in EV battery packs. IC Role / Device Role / Timing Role: SI86SM41BC-AS1R serves as a fault-tolerant digital isolator for daisy-chained BMS communication, with SMb enabling low-power sleep between measurement cycles. Use Value: AEC-Q100 qualification ensures reliability over 15-year vehicle lifetime; default-low BC option prevents false balancing commands during brownout. |
| Isolated Switch-Mode Power Supply | Medical Isolated Data Acquisition |
|
Use Scenario: Providing feedback path for secondary-side voltage regulation and primary-side synchronous rectifier control in 1–3 kW AC/DC converters. IC Role / Device Role / Timing Role: SI86SM41BC-AS1R carries isolated error amplifier output (forward) and synchronous FET gate timing (reverse) across the safety barrier. Use Value: 150 Mbps capability supports high-frequency PWM up to 2 MHz; 3.5 ns pulse width distortion preserves duty cycle fidelity. |
Use Scenario: Isolating ECG/EEG front-end ADC digital outputs and microcontroller SPI commands in Class II medical devices requiring 6000 VRMS patient protection. IC Role / Device Role / Timing Role: SI86SM41BC-AS1R routes isolated SPI clock, chip select, and data lines between isolated analog domain and host processor. Use Value: Reinforced insulation per IEC 60601-1 eliminates need for external creepage extenders; 125 °C rating supports sealed enclosure thermal profiles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI86SM40BC-AS1R | Same pinout and sleep mode, but all four channels are unidirectional A→B only (no reverse channels). | Not suitable for bidirectional protocols like isolated SPI or feedback loops requiring B→A signaling. | Select SI86SM40BC-AS1R only when full duplex or reverse communication is unnecessary. |
| ADUM3481BRWZ | 4-channel, 25 Mbps, 2.5 kVRMS, no sleep mode, 3.3 V only, SOIC-16 narrow body. | Lacks AEC-Q100, 6000 VRMS, and SMb control - limited to non-automotive, lower-voltage, lower-speed applications. | Choose ADUM3481BRWZ only for cost-sensitive, non-safety-critical 3.3 V systems with ≤25 Mbps bandwidth needs. |
Compared with SI86SM41BC-AS1R, SI86SM40BC-AS1R sacrifices reverse-channel capability for identical sleep control and isolation rating, while ADUM3481BRWZ trades speed, voltage flexibility, and automotive qualification for lower unit cost in legacy 3.3 V designs.
Availability
SI86SM41BC-AS1R is available at Aetrix Electronics and suitable for industrial motor control, automotive battery management, and isolated switch-mode power supplies requiring stable component supply, long-term lifecycle support, and certified reinforced isolation.
Supply support for SI86SM41BC-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in high-performance analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86Sxx family was designed to replace optocouplers in demanding industrial and automotive systems, delivering higher speed, lower power, longer lifetime, and reinforced safety certification in standard packages.
FAQ
What does the 'BC' suffix indicate in SI86SM41BC-AS1R?
The 'BC' suffix in SI86SM41BC-AS1R specifies the fail-safe output configuration: default-low output state when the input-side supply (VDD1) is unpowered or below UVLO threshold. This prevents unintended activation of downstream drivers or switches during brownout or startup, and is factory-set - not user-configurable.
Does SI86SM41BC-AS1R support bidirectional communication?
SI86SM41BC-AS1R provides four unidirectional channels: A1–A4 are inputs (Side A → Side B), and B1–B4 are outputs (Side B ← Side A). It does not support true bidirectional pins, but enables full-duplex protocol isolation (e.g., SPI) by assigning dedicated forward and reverse channels - confirmed in Figure 3 and Table 1 of the datasheet.
What is the function of the SMb pin on SI86SM41BC-AS1R?
The SMb pin on SI86SM41BC-AS1R is an active-low sleep mode control. When pulled low, it disables all transmitter and receiver circuits except one monitoring channel, reducing total current to 750 µA per side. When released (high or open), the device resumes full operation - enabling ultra-low-power idle states without firmware intervention.
Is SI86SM41BC-AS1R qualified for automotive applications?
Yes, SI86SM41BC-AS1R is AEC-Q100 qualified and built using automotive-specific manufacturing flows. It supports automotive use cases including onboard chargers, battery management systems, and traction inverters, with documentation support for AIAG PPAP, IMDS, and CAMDS compliance requirements.
What package type is used for SI86SM41BC-AS1R?
SI86SM41BC-AS1R uses a wide-body SOIC-16 (WB SOIC-16) package with 10.3 mm creepage and clearance, enabling 6000 VRMS isolation per UL 1577. This package is distinct from narrow-body SOIC-16 and is required to meet reinforced insulation standards for high-voltage industrial and automotive systems.
SI86SM41BC-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 3/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86SM41BC-AS1R FAQ
1.How can I place an order for SI86SM41BC-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86SM41BC-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86SM41BC-AS1R reliable?
The price and inventory of SI86SM41BC-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86SM41BC-AS1R is usually 5 days.
3.What payment methods are accepted for SI86SM41BC-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86SM41BC-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86SM41BC-AS1R?
SI86SM41BC-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86SM41BC-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86SM41BC-AS1R?
For technical support, including SI86SM41BC-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86SM41BC-AS1R requirements.
6.How does Aetrix verify that SI86SM41BC-AS1R is sourced from the original manufacturer or authorized distributors?
All SI86SM41BC-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86SM41BC-AS1R meets industry standards.
7.What is the process for return or replacement of SI86SM41BC-AS1R?
All SI86SM41BC-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI86SM41BC-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86SM41BC-AS1R part is unused and in its original packaging.
Return procedure for SI86SM41BC-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86SM41BC-AS1R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
