My Inquiry
My Account
Skyworks Solutions Inc. SI86SM42BE-AS2R
- Part No.:
- SI86SM42BE-AS2R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86SM42BE-AS2R.pdf
- Description:
- 6.0 KVRMS LOW POWER ISOLATOR, 4
- Quantity:
- Payment:
- Shipping:
Inventory:4,613
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86SM42BE-AS2R from Skyworks Solutions is a 4-channel reinforced digital isolator with two forward and two reverse signal paths, 6000 VRMS isolation rating, 150 Mbps data rate, and integrated sleep mode (SMb pin) enabling 750 µA per side quiescent current. It operates across 2.25–5.5 V supplies and –40 to 125 °C, targeting isolated motor control feedback and battery management system communication interfaces.
For engineers reviewing the SI86SM42BE-AS2R datasheet, SI86SM42BE-AS2R pinout, SI86SM42BE-AS2R application, or SI86SM42BE-AS2R equivalent, key selection criteria include its dual-direction channel configuration, fail-safe default-high output option (denoted by 'E' in part number), AEC-Q100 qualification, and WB SOIC-16 package supporting 6.0 kVRMS withstand voltage.
Technical Context
The SI86SM42BE-AS2R implements RF-based on/off keying modulation across a semiconductor isolation barrier, eliminating startup initialization and providing 10 ns typical propagation delay with 3.5 ns pulse width distortion. Its architecture supports independent undervoltage lockout (UVLO) and reset thresholds on both sides (VDD1/VDD2), with RSTB– at ~1.7 V ensuring reliable configuration reload during brownout.
Sleep mode is controlled via the active-low SMb pin: when pulled low, it disables all transmitters except one dedicated channel monitoring SMb status, enabling rapid wake-up while maintaining 750 µA per-side supply current. The device features Schmitt-trigger + CMOS threshold inputs and tri-state outputs with enable, delivering high electromagnetic immunity (100 kV/µs CMTI min).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI and QSPI data transfer without timing bottlenecks. |
| Isolation Rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for industrial and automotive safety-critical systems. |
| Propagation Delay | 10 ns typical - enables precise timing alignment in closed-loop motor control and real-time power converter feedback paths. |
| Supply Voltage | 2.25–5.5 V - allows direct interface with 3.3 V and 5 V logic domains without level-shifting circuitry. |
| Operating Temperature | –40 to 125 °C - qualified for under-hood automotive applications and industrial environments with wide thermal excursions. |
| Fail-Safe Output | Default high ('E' suffix) - ensures known logic state during power loss on Side A, critical for safe shutdown sequencing in BMS and inverters. |
| Sleep Current | 750 µA per side - reduces standby power in battery-powered gate drivers and always-on telemetry modules. |
Pinout & Package
SI86SM42BE-AS2R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6.0 kVRMS reinforcement. Pin 1 is marked with a dot; pins 1–8 reside on Side A (input/main side), pins 9–16 on Side B (output/isolated side), separated by an internal semiconductor isolation barrier.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side A power supply | Supplies 2.25–5.5 V to input-side logic and transmitters; requires 0.1 µF + 10 µF bypass capacitors. |
| A1–A4 | Side A digital I/O | Four bidirectional channels: A1/A2 forward (A→B), A3/A4 reverse (B→A); support CMOS/Schmitt inputs. |
| SMb | Sleep mode control | Active-low input that places device in ultra-low-power sleep (750 µA/side); monitored continuously even in sleep. |
| GND1 | Side A ground | Reference return for VDD1 and Side A signals; must be routed separately from GND2 to maintain isolation integrity. |
| Isolation Barrier | Internal die boundary | Robust semiconductor barrier enabling 6000 VRMS withstand and 100 kV/µs CMTI; no external components required. |
| B1–B4 | Side B digital I/O | Corresponding isolated outputs: B1/B2 mirror A1/A2 (forward), B3/B4 mirror A3/A4 (reverse). |
| VDD2 | Side B power supply | Independent 2.25–5.5 V supply for isolated side; enables galvanic separation of power domains. |
| GND2 | Side B ground | Reference return for VDD2 and Side B signals; physically separated from GND1 per safety standards. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates startup initialization delay and optical degradation concerns; achieves stable 150 Mbps operation over full temperature range. |
| Configurable fail-safe output | 'E' suffix denotes default-high behavior during VDD1 undervoltage, enabling predictable fault response in motor gate drivers. |
| Dual-direction channel mapping | Two forward (A1→B1, A2→B2) and two reverse (A3←B3, A4←B4) paths simplify bidirectional isolated communication without external direction logic. |
| Integrated sleep mode (SMb) | Reduces total system standby power by >90% vs. active operation while retaining sub-millisecond wake-up latency via dedicated monitoring channel. |
| Reinforced safety certification | UL 1577, VDE 60747-17, CSA 62368-1, and CQC GB4943.1 approvals pre-validated for end-equipment certification in EV and industrial systems. |
Applications
| Motor Control Feedback | Battery Management Systems |
|---|---|
|
Use Scenario: Isolating phase current and position sensor signals from MCU in traction inverters and servo drives. IC Role / Device Role / Timing Role: Provides galvanically isolated, low-latency (10 ns typ.) transmission of PWM feedback and encoder data between high-voltage power stage and low-voltage controller. Use Value: Enables safe, precise closed-loop control with 150 Mbps bandwidth sufficient for multi-axis synchronized motion profiles. |
Use Scenario: Communicating cell voltage and temperature measurements from high-side monitoring ICs to system MCU in EV battery packs. IC Role / Device Role / Timing Role: Acts as reinforced barrier for I²C or SPI bus between isolated analog front-end and host processor, supporting AEC-Q100 reliability. Use Value: Ensures functional safety compliance (ISO 26262 ASIL-B) via 6000 VRMS isolation and default-high fail-safe during partial power loss. |
| Onboard Chargers | Industrial PLC I/O Modules |
|
Use Scenario: Isolating digital control signals between AC/DC PFC stage and DC/DC LLC stage in bidirectional OBCs. IC Role / Device Role / Timing Role: Transmits gate drive enable/disable and fault signals across isolation boundary with <3.5 ns pulse width distortion to prevent shoot-through. Use Value: Supports high-frequency switching (>100 kHz) with deterministic timing, reducing dead-time uncertainty in SiC/GaN-based converters. |
Use Scenario: Providing channel-level isolation for digital input/output expansion in modular PLC backplanes. IC Role / Device Role / Timing Role: Replaces optocouplers in 24 V DC discrete I/O modules, delivering 4-channel isolation in single WB SOIC-16 footprint. Use Value: Reduces board space by 60% vs. discrete opto solutions while improving noise immunity (100 kV/µs CMTI) in electrically noisy factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI86SM42BD-AS2R | Default-low fail-safe output ('D' suffix) instead of default-high ('E'); identical pinout, timing, and isolation specs. | Suitable where system safety logic requires active-low assertion during power loss (e.g., emergency stop circuits). | Select SI86SM42BD-AS2R only if default-low behavior aligns with system-level fault response requirements. |
| ADUM241D1BRIZ | 4-channel, 100 Mbps, 5 kVRMS, default-high, but lacks sleep mode and AEC-Q100 qualification; uses different pinout. | Applicable in non-automotive industrial controls where lower data rate and absence of sleep mode are acceptable. | Choose ADUM241D1BRIZ for cost-sensitive non-automotive designs lacking stringent low-power or automotive qualification needs. |
Compared with SI86SM42BD-AS2R, the SI86SM42BE-AS2R provides guaranteed high-state output during VDD1 brownout-critical for enabling safe gate driver disable in inverters. Versus ADUM241D1BRIZ, it adds sleep mode, AEC-Q100, and 6.0 kVRMS isolation, making it suitable for next-generation EV and high-reliability industrial systems.
Availability
SI86SM42BE-AS2R is available at Aetrix Electronics and suitable for motor control feedback, battery management systems, onboard chargers, and industrial PLC I/O modules requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for SI86SM42BE-AS2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The Si86Sxx family was designed to replace optocouplers with higher speed, lower power, and enhanced reliability in safety-critical isolation applications-including EV traction inverters, medical equipment, and industrial automation.
FAQ
What is the function of the SMb pin on the SI86SM42BE-AS2R?
The SMb pin on the SI86SM42BE-AS2R is an active-low sleep mode control input. When driven low, it places the device into ultra-low-power sleep mode drawing 750 µA per side while keeping one channel active to monitor SMb status. Pulling SMb high or leaving it unconnected enables normal operation. This feature is essential for battery-powered systems requiring extended standby time without sacrificing wake-up responsiveness.
Does the SI86SM42BE-AS2R support bidirectional communication?
Yes, the SI86SM42BE-AS2R supports bidirectional communication through its channel mapping: A1→B1 and A2→B2 are forward channels (Side A to Side B), while A3←B3 and A4←B4 are reverse channels (Side B to Side A). This native dual-direction capability eliminates the need for external direction-control logic in isolated SPI, UART, or custom serial interfaces.
What safety certifications does the SI86SM42BE-AS2R hold?
The SI86SM42BE-AS2R holds UL 1577 recognition (6000 VRMS, 1 minute), VDE certification to IEC 60747-17 (reinforced insulation), CSA approval to 62368-1 and 60601-1, and CQC certification to GB4943.1. These certifications validate its suitability for reinforced insulation in automotive (AEC-Q100 qualified), medical, and industrial safety-critical applications.
How does the fail-safe output behavior work on the SI86SM42BE-AS2R?
The 'E' suffix in SI86SM42BE-AS2R indicates a default-high fail-safe output configuration. When VDD1 drops below UVLO– (~2.05 V), outputs on Side B transition to and hold a logic high state as long as VDD2 remains powered. This behavior ensures predictable system response-such as disabling gate drivers-in power-loss scenarios common in motor drives and battery systems.
What is the recommended bypass capacitor configuration for the SI86SM42BE-AS2R?
The SI86SM42BE-AS2R requires 0.1 µF ceramic and 10 µF bulk capacitors placed between VDD1–GND1 and VDD2–GND2, respectively, with both capacitors located as close as possible to the corresponding pins. This dual-capacitor arrangement suppresses high-frequency noise and sustains transient current demands during high-speed switching, ensuring stable operation up to 150 Mbps.
SI86SM42BE-AS2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 2/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86SM42BE-AS2R FAQ
1.How can I place an order for SI86SM42BE-AS2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86SM42BE-AS2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86SM42BE-AS2R reliable?
The price and inventory of SI86SM42BE-AS2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86SM42BE-AS2R is usually 5 days.
3.What payment methods are accepted for SI86SM42BE-AS2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86SM42BE-AS2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86SM42BE-AS2R?
SI86SM42BE-AS2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86SM42BE-AS2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86SM42BE-AS2R?
For technical support, including SI86SM42BE-AS2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86SM42BE-AS2R requirements.
6.How does Aetrix verify that SI86SM42BE-AS2R is sourced from the original manufacturer or authorized distributors?
All SI86SM42BE-AS2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86SM42BE-AS2R meets industry standards.
7.What is the process for return or replacement of SI86SM42BE-AS2R?
All SI86SM42BE-AS2R units undergo pre-shipment inspection (PSI). If there is an issue with SI86SM42BE-AS2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86SM42BE-AS2R part is unused and in its original packaging.
Return procedure for SI86SM42BE-AS2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86SM42BE-AS2R Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
