My Inquiry
My Account
Skyworks Solutions Inc. SI86SO20BE-AS4R
- Part No.:
- SI86SO20BE-AS4R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 8-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86SO20BE-AS4R.pdf
- Description:
- 6.0 KVRMS INVERTING OUTPUT ISOLA
- Quantity:
- Payment:
- Shipping:
Inventory:2,371
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86SO20BE-AS4R from Skyworks Solutions is a dual-channel, high-speed digital isolator with reinforced 6000 VRMS isolation, AEC-Q100 qualified for automotive use, operating from 2.25–5.5 V supply and supporting up to 150 Mbps data rate. It features selectable fail-safe output (default low), 10 ns typical propagation delay, and Schmitt-trigger CMOS inputs for noise immunity in isolated power and signal interfaces.
For engineers reviewing the SI86SO20BE-AS4R datasheet, SI86SO20BE-AS4R pinout, SI86SO20BE-AS4R application, or SI86SO20BE-AS4R equivalent, this page delivers verified specifications, exact pin functions, automotive-grade safety certifications (UL, VDE, CSA, CQC), and real-world timing behavior - critical for battery management systems, traction inverters, and isolated ADC/DAC designs requiring robust transient immunity and fail-safe power-loss response.
Technical Context
The SI86SO20BE-AS4R uses RF-based on/off keying across a semiconductor isolation barrier - eliminating startup initialization and enabling deterministic 300 µs start-up time. Its dual-channel architecture supports independent side-A and side-B supplies (VDD1/VDD2) with separate UVLO and reset thresholds (VDDUV±, RSTB±), ensuring reliable operation during asymmetric power sequencing.
It implements selectable default-low fail-safe mode via ordering option, with internal 100 kΩ pulldown during power-up and configurable output state retention after reset. Input deglitch filtering (36 ns) is not included in this variant (SOx series without "2" suffix in family name indicates no filter), and output impedance is 50 Ω ±40% for controlled-impedance PCB routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | 150 Mbps - supports high-speed CAN FD, SPI, and isolated gate driver feedback loops without protocol throttling |
| Propagation delay | 5–14 ns (typ. 10 ns) - enables sub-100 ns closed-loop timing in motor control and power inverter gate drive synchronization |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577, VDE 60747-17, and CSA 62368-1 for 1500 VRMS working voltage |
| Common-mode transient immunity | 100 kV/µs - maintains signal integrity during fast-switching events in 800 V EV traction inverters and SiC-based SMPS |
| Supply voltage range | 2.25–5.5 V - interoperable with 3.3 V microcontrollers and 5 V industrial logic, eliminating level-shifter need |
| Operating temperature | –40 to +125 °C - validated for under-hood automotive environments and industrial automation enclosures |
| Fail-safe mode | Default low output - ensures safe shutdown state in BMS cell monitoring and OBC control circuits during VDD loss |
Pinout & Package
SI86SO20BE-AS4R is housed in an NB SOIC-8 package (3.9 mm creepage/clearance), optimized for high-voltage isolation in compact automotive and industrial layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side A power supply | Provides 2.25–5.5 V bias for input-side logic and RF transmitter; requires 0.1 µF + 10 µF bypass capacitors |
| GND1 | Side A ground | Reference return for input-side circuitry; must be separated from GND2 by ≥3.9 mm creepage for safety compliance |
| A1, A2 | Side A digital inputs | CMOS/Schmitt-trigger inputs accepting 0.3×VDD1–0.7×VDD1 thresholds; support 150 Mbps with 6.7 ns minimum pulse width |
| NC | No connect | Pin 3 is unconnected - must remain floating; no trace or pad should contact this terminal |
| GND2 | Side B ground | Reference return for output-side logic and RF receiver; galvanically isolated from GND1 |
| B1, B2 | Side B digital outputs | Inverting outputs (SOx family) with 50 Ω nominal impedance; default low during VDD1 undervoltage or reset |
| VDD2 | Side B power supply | Independent 2.25–5.5 V bias for output-side logic; enables split-rail operation with isolated DC-DC converters |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates optical degradation and startup delays - achieves stable output within 300 µs of power application |
| Reinforced IEC 60747-17 rating | Validated for 2121 Vpeak working voltage in SSO-8 and NB SOIC-8 packages - supports 1500 VRMS system-level safety |
| AEC-Q100 Grade 0 qualification | Qualified for –40 to +150 °C junction operation - suitable for engine bay and powertrain control modules |
| Selectable fail-safe output | Ordering option "BE" specifies default-low behavior - pulls B1/B2 low during VDD1 loss, preventing unintended actuation |
| High EMI immunity | 100 kV/µs CMTI and 8 kV HBM ESD rating - sustains operation in noisy 800 V battery systems and motor drive environments |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
|
Use Scenario: Isolating cell voltage measurement ADC signals and pack contactor control lines in 400–800 V EV battery packs. IC Role / Device Role / Timing Role: Dual-channel isolator transmitting analog front-end data and fault signals across 6000 VRMS barrier while maintaining <14 ns channel skew. Use Value: Enables precise SOC estimation and safe disconnection during overvoltage faults, meeting ISO 26262 ASIL-C timing constraints. |
Use Scenario: Providing gate drive isolation for SiC MOSFET half-bridges in electric vehicle traction inverters. IC Role / Device Role / Timing Role: Transmitting PWM signals from MCU to isolated gate drivers with 10 ns propagation delay and 100 kV/µs CMTI tolerance. Use Value: Prevents shoot-through during fast dV/dt switching transients, improving inverter efficiency and reliability at 100+ kHz switching frequencies. |
| Onboard Charger (OBC) | Industrial Isolated ADC Interface |
|
Use Scenario: Isolating communication between primary-side AC-DC controller and secondary-side DC-DC regulator in bidirectional OBCs. IC Role / Device Role / Timing Role: Dual-channel isolator carrying I²C or SPI commands across reinforced barrier with fail-safe default-low output. Use Value: Ensures safe shutdown of secondary-side regulation during primary-side power loss, complying with UL 62368-1 reinforced insulation requirements. |
Use Scenario: Isolating precision ADC serial interface (e.g., SPI) in industrial PLC analog input modules handling ±10 V sensor signals. IC Role / Device Role / Timing Role: Transmitting conversion results and configuration commands across 6000 VRMS barrier with <4.5 ns pulse width distortion. Use Value: Maintains 16-bit data integrity in noisy factory environments, eliminating ground loop errors and enabling 1 MSps sampling rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI86SO20BD-AS4R | Same pinout and specs, but default-high fail-safe mode instead of default-low | Used where active-high enable or latch-up prevention requires high-state default on power loss | Select SI86SO20BD-AS4R only if system logic requires asserted-high signaling during undervoltage conditions |
| ADUM120N0BRZ-RL7 | 150 Mbps, 5 V supply only, 3750 VRMS isolation, no AEC-Q100 qualification | Suitable for industrial automation but not automotive traction or BMS due to lower isolation and no automotive qualification | Choose ADUM120N0BRZ-RL7 for cost-sensitive non-automotive designs where 3750 VRMS meets system requirements |
Compared with SI86SO20BD-AS4R, SI86SO20BE-AS4R provides guaranteed low-state output during power loss - critical for fail-safe BMS disconnect logic; versus ADUM120N0BRZ-RL7, it adds AEC-Q100 qualification, 6000 VRMS isolation, and wider 2.25–5.5 V supply range for automotive flexibility.
Availability
SI86SO20BE-AS4R is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and onboard chargers requiring stable component supply, long-term automotive lifecycle support, and certified reinforced isolation.
Supply support for SI86SO20BE-AS4R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-reliability markets.
The Si86S61x/S62x/SOx family was designed specifically for automotive and industrial isolation needs - delivering AEC-Q100 qualified, high-CMTI, reinforced-insulation digital isolators that replace optocouplers in safety-critical power and signal interfaces.
FAQ
What is the fail-safe behavior of SI86SO20BE-AS4R during power loss?
The SI86SO20BE-AS4R is ordered with default-low fail-safe mode ("BE" suffix). When VDD1 drops below UVLO– (1.98–2.12 V), outputs B1 and B2 are actively driven low within 12 ns (tSD), ensuring safe shutdown in battery management and motor control systems. This behavior is hardware-defined and does not require external pull-down resistors.
Does SI86SO20BE-AS4R support 3.3 V and 5 V supply combinations across its isolation barrier?
Yes, SI86SO20BE-AS4R supports independent VDD1 and VDD2 supplies from 2.25 V to 5.5 V. It is fully functional with VDD1 = 3.3 V (MCU side) and VDD2 = 5 V (gate driver side), or vice versa - enabling flexible level translation without external logic buffers.
What safety certifications apply to SI86SO20BE-AS4R?
SI86SO20BE-AS4R carries pending UL 1577 (6000 VRMS), VDE 60747-17 (reinforced), CSA 62368-1 (1500 VRMS working voltage), and CQC GB4943.1 certifications. All are validated for the NB SOIC-8 package and cover the full –40 to +125 °C operating range.
How does SI86SO20BE-AS4R achieve 100 kV/µs common-mode transient immunity?
SI86SO20BE-AS4R achieves 100 kV/µs CMTI through its RF modulation architecture and optimized internal layout - rejecting fast dV/dt transients across the isolation barrier without false triggering. This is measured per Figure 8 in the datasheet with ±1500 V common-mode step and confirmed across temperature and voltage ranges.
Is input deglitch filtering enabled on SI86SO20BE-AS4R?
No, SI86SO20BE-AS4R does not include input deglitch filtering. The "SO" prefix denotes the inverting-output, no-filter variant of the Si86S61x/S62x/SOx family. Deglitch capability (36 ns) is only present in Si86S62x parts - e.g., SI86S620BE-AS4R - and is not implemented in SOx devices.
SI86SO20BE-AS4R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si86SOx
- Package/Case:
- 8-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 2/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13.5ns, 13.5ns
- Pulse Width Distortion (Max):
- 2.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SSO
SI86SO20BE-AS4R FAQ
1.How can I place an order for SI86SO20BE-AS4R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86SO20BE-AS4R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86SO20BE-AS4R reliable?
The price and inventory of SI86SO20BE-AS4R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86SO20BE-AS4R is usually 5 days.
3.What payment methods are accepted for SI86SO20BE-AS4R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86SO20BE-AS4R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86SO20BE-AS4R?
SI86SO20BE-AS4R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86SO20BE-AS4R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86SO20BE-AS4R?
For technical support, including SI86SO20BE-AS4R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86SO20BE-AS4R requirements.
6.How does Aetrix verify that SI86SO20BE-AS4R is sourced from the original manufacturer or authorized distributors?
All SI86SO20BE-AS4R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86SO20BE-AS4R meets industry standards.
7.What is the process for return or replacement of SI86SO20BE-AS4R?
All SI86SO20BE-AS4R units undergo pre-shipment inspection (PSI). If there is an issue with SI86SO20BE-AS4R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86SO20BE-AS4R part is unused and in its original packaging.
Return procedure for SI86SO20BE-AS4R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86SO20BE-AS4R Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
