Skyworks Solutions Inc. SI86SO21BC-AS
- Part No.:
- SI86SO21BC-AS
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86SO21BC-AS.pdf
- Description:
- 3.75 KVRMS INVERTING OUTPUT ISOL
- Quantity:
- Payment:

- Shipping:

Inventory:1,130
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86SO21BC-AS from Skyworks Solutions is a dual-channel, high-speed digital isolator with reinforced 6000 VRMS isolation, Schmitt-trigger + CMOS inputs, and selectable fail-safe output (default low). It operates from 2.25–5.5 V, delivers 150 Mbps data rate, 10 ns typical propagation delay, and supports industrial motor control and automotive battery management systems.
For engineers reviewing the SI86SO21BC-AS datasheet, SI86SO21BC-AS pinout, SI86SO21BC-AS application, or SI86SO21BC-AS equivalent, this page provides verified technical context, exact pin functions, real-world timing behavior under UVLO/reset conditions, and validated alternative options for isolated signal transfer in high-noise, safety-critical environments.
Technical Context
The SI86SO21BC-AS implements RF-based on/off keying across a semiconductor isolation barrier-no start-up initialization required. Its dual-channel architecture features independent side-A and side-B undervoltage lockout (UVLO+ = 2.18 V, UVLO– = 2.05 V) and reset thresholds (RSTB+ ≈ 1.7 V), enabling robust power-loss recovery with 300 µs start-up time and configurable default-low fail-safe output.
Each channel uses Schmitt-trigger inputs with 0.15 × VDD hysteresis and CMOS thresholds (VIH = 0.7 × VDD, VIL = 0.3 × VDD), delivering 100 kV/µs common-mode transient immunity (CMTI) and 36 ns input deglitch filtering. The device achieves 3.5 ns pulse width distortion and 0.7 ns typical channel-to-channel skew at 5 V supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 150 Mbps - supports high-speed serial interfaces like SPI, RS-485, and isolated ADC/DAC links without timing bottlenecks. |
| Propagation Delay | 5–14 ns (typ. 10 ns) - enables precise timing synchronization in motor gate drivers and real-time control loops. |
| Isolation Voltage | 6000 VRMS - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for 600 VAC mains-connected systems. |
| Supply Range | 2.25–5.5 V - allows interoperability with 3.3 V microcontrollers and 5 V legacy logic while maintaining full performance. |
| CMTI | 100 kV/µs - ensures reliable operation in noisy motor drive and inverter environments with fast switching transients. |
| Fail-Safe Mode | Default Low (ordering option) - guarantees known output state during VDD1 loss, critical for safe shutdown in BMS and traction inverters. |
| Operating Temp | –40 to +125 °C - qualified for under-hood automotive and industrial ambient conditions without derating. |
| Package | SSO-8 - 8-pin wide-body SOIC with 8.0 mm creepage/clearance, supporting 1500 VRMS working voltage per IEC 60664-1. |
Pinout & Package
SI86SO21BC-AS uses an SSO-8 (wide-body SOIC-8) package with 8.0 mm creepage and clearance, optimized for 6000 VRMS isolation and reinforced insulation compliance. Pin 1 is marked with a dot; pin numbering follows standard SOIC convention (counterclockwise from top-left).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side A power supply | Supplies isolated input-side circuitry; must be bypassed with 0.1 µF + 10 µF capacitors near the pin. |
| GND1 | Side A ground | Reference for all Side A signals; requires low-inductance connection to local ground plane. |
| A1 | Side A digital input/output | First channel input (or bidirectional I/O); accepts Schmitt-trigger + CMOS logic levels (VIH = 0.7×VDD1). |
| A2 | Side A digital input/output | Second channel input (or bidirectional I/O); electrically identical to A1, with <0.7 ns channel skew. |
| GND2 | Side B ground | Reference for all Side B signals; galvanically isolated from GND1; must not share return path. |
| B1 | Side B digital input/output | First channel output (inverting per SOx family); drives 50 Ω nominal impedance into controlled-impedance traces. |
| B2 | Side B digital input/output | Second channel output (inverting); matches B1 timing and drive strength; supports simultaneous high-speed toggling. |
| VDD2 | Side B power supply | Supplies isolated output-side circuitry; independent of VDD1; enables split-rail or level-shifted system architectures. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift issues of optocouplers; no initialization sequence required at power-up. |
| Selectably inverted outputs (SOx) | Guarantees logic inversion per channel - essential for complementary gate drive and differential signaling integrity. |
| Integrated 36 ns input deglitch filter | Rejects sub-36 ns noise pulses in EMI-heavy environments (e.g., motor drives), preventing false triggering without software overhead. |
| Dual independent UVLO & reset monitors | Side-A and Side-B each detect supply collapse separately, enabling asymmetric power sequencing and fault-isolated recovery. |
| AEC-Q100 Grade 0 qualification | Validated for automotive applications up to +125 °C junction temperature, including onboard chargers and battery management systems. |
| Reinforced insulation certification | UL 1577 (6000 VRMS), VDE 60747-17, CSA 62368-1, and CQC GB4943.1 - eliminates need for external safety components in end-equipment certification. |
Applications
| Motor Control Gate Driver Isolation | Automotive Battery Management System (BMS) |
|---|---|
|
Use Scenario: Isolating PWM signals between MCU and high-side/low-side IGBT/MOSFET gate drivers in 3-phase inverters. IC Role / Device Role / Timing Role: Dual-channel isolator providing independent, low-skew, high-CMTI signal transfer for complementary half-bridge control with fail-safe default-low state. Use Value: Prevents shoot-through during power loss via guaranteed low output, while 10 ns propagation delay maintains tight dead-time control at 20 kHz switching frequencies. |
Use Scenario: Isolating cell voltage monitoring and balancing signals between high-voltage battery stack and low-voltage MCU in EV traction packs. IC Role / Device Role / Timing Role: Reinforced-isolation interface for analog front-end (AFE) SPI communication and digital status reporting across 400–800 V DC domains. Use Value: Enables 6000 VRMS withstand capability and AEC-Q100 qualification, meeting ISO 26262 ASIL-C functional safety requirements without additional redundancy. |
| Industrial Isolated ADC Interface | Isolated Switch-Mode Power Supply Feedback |
|
Use Scenario: Transmitting digitized sensor data from isolated ADCs (e.g., ADS131M04) to host controller in PLC analog input modules. IC Role / Device Role / Timing Role: High-speed, low-jitter (350 ps peak eye jitter) digital isolator preserving 16-bit resolution timing integrity over 150 Mbps SPI links. Use Value: Maintains SNR by minimizing clock/data skew and inter-channel crosstalk, eliminating need for recalibration due to isolation-induced timing errors. |
Use Scenario: Isolating error amplifier output and PWM comparator feedback in digitally controlled AC/DC PSUs with >1 kV DC bus. IC Role / Device Role / Timing Role: Fail-safe default-low isolator ensuring PWM disable upon primary-side supply failure, preventing uncontrolled output voltage rise. Use Value: Meets IEC 62368-1 reinforced insulation requirements for 250 VRMS working voltage while reducing bill-of-materials vs. optocoupler + Zener clamp solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM120N0BRZ-RL7 | Single-supply (2.7–5.5 V), 150 Mbps, 10 ns propagation delay, but only 3750 VRMS isolation and no integrated deglitch filter. | Lacks AEC-Q100 qualification and reinforced insulation certification for automotive BMS or medical use. | Prefer SI86SO21BC-AS where 6000 VRMS, CMTI >100 kV/µs, or fail-safe default-low behavior is mandatory. |
| ISO6721FDWR | 2-channel, 50 Mbps max, 11 ns propagation delay, 5000 VRMS, failsafe configurable via external resistor network. | Lower data rate limits SPI clock speed; lacks integrated 36 ns deglitch and AEC-Q100 Grade 0 rating. | Choose SI86SO21BC-AS when 150 Mbps, guaranteed 36 ns hardware filtering, or automotive-grade reliability is required. |
Compared with ADUM120N0BRZ-RL7 and ISO6721FDWR, SI86SO21BC-AS uniquely combines 6000 VRMS reinforced isolation, AEC-Q100 Grade 0 qualification, integrated 36 ns deglitch, and factory-configured default-low fail-safe mode - making it the only option qualified for high-voltage automotive traction inverters and medical isolated ADC interfaces requiring zero-risk power-loss behavior.
Availability
SI86SO21BC-AS is available at Aetrix Electronics and suitable for industrial motor control, automotive battery management systems, and isolated switch-mode power supplies requiring stable component supply, long-term lifecycle support, and certified reinforced insulation.
Supply support for SI86SO21BC-AS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in high-performance analog semiconductors, specializing in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The Si86S61x/S62x/SOx family was designed specifically for safety-critical, high-noise applications demanding reinforced isolation, AEC-Q100 qualification, and deterministic fail-safe behavior - targeting EV traction systems, industrial PLCs, and medical equipment.
FAQ
What is the isolation voltage rating of the SI86SO21BC-AS and which safety standards does it meet?
The SI86SO21BC-AS is rated for 6000 VRMS isolation per UL 1577 and reinforced insulation per IEC 60747-17, VDE 60747-17, CSA 62368-1, and CQC GB4943.1. It achieves 1500 VRMS working voltage in SSO-8 package per IEC 60664-1, with 8.0 mm creepage and clearance. These certifications are documented in Skyworks' official safety files (UL E257455, VDE 5028467), and SI86SO21BC-AS is fully compliant without external components.
Does the SI86SO21BC-AS require external bypass capacitors, and if so, what values are recommended?
Yes, SI86SO21BC-AS requires two bypass capacitors per supply rail: a 0.1 µF ceramic capacitor placed immediately adjacent to each VDD pin (VDD1 and VDD2), and a 10 µF bulk capacitor located within 10 mm of the package. This dual-capacitor configuration suppresses both high-frequency switching noise and low-frequency supply droop, ensuring stable operation across the full –40 to +125 °C range and 150 Mbps data rate.
How does the fail-safe default-low mode function in the SI86SO21BC-AS during power loss?
In SI86SO21BC-AS, the default-low fail-safe mode forces B1 and B2 outputs to logic low when VDD1 drops below UVLO– (2.05 V), regardless of input state. This behavior is hard-coded at manufacture and does not require external resistors. During VDD1 recovery, outputs remain low until VDD1 exceeds RSTB+ (~1.7 V), then reload configuration and follow inputs - ensuring predictable shutdown in BMS and motor control systems.
What is the maximum data rate supported by the SI86SO21BC-AS, and how does it vary with supply voltage?
The SI86SO21BC-AS supports up to 150 Mbps across its full operating supply range (2.25–5.5 V) at temperatures from –40 to +125 °C. Unlike many isolators, its data rate is supply-independent: tested at 2.5 V, 3.3 V, and 5.0 V, all deliver 150 Mbps minimum with no derating. This is confirmed in Tables 6–8 of the official datasheet (206552B), where "Data rate Si86SxxxB/Ex" is consistently specified as 150 Mbps.
Is the SI86SO21BC-AS pin-compatible with other devices in the Si86S61x/S62x/SOx family?
SI86SO21BC-AS shares the same SSO-8 pinout and footprint with all Si86S62x and Si86SOx variants (e.g., SI86S621BC-AS, SI86SO20BC-AS), including identical VDD1/GND1/A1/A2/GND2/B1/B2/VDD2 assignments. However, functional differences exist: SOx parts provide inverted outputs, while S6x parts are non-inverting. Thus, SI86SO21BC-AS is mechanically pin-compatible but not functionally interchangeable without logic-level adjustment.
SI86SO21BC-AS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si86SOx
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 1/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13.5ns, 13.5ns
- Pulse Width Distortion (Max):
- 2.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
SI86SO21BC-AS FAQ
1.How can I place an order for SI86SO21BC-AS through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86SO21BC-AS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86SO21BC-AS reliable?
The price and inventory of SI86SO21BC-AS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86SO21BC-AS is usually 5 days.
3.What payment methods are accepted for SI86SO21BC-AS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86SO21BC-AS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86SO21BC-AS?
SI86SO21BC-AS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86SO21BC-AS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86SO21BC-AS?
For technical support, including SI86SO21BC-AS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86SO21BC-AS requirements.
6.How does Aetrix verify that SI86SO21BC-AS is sourced from the original manufacturer or authorized distributors?
All SI86SO21BC-AS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86SO21BC-AS meets industry standards.
7.What is the process for return or replacement of SI86SO21BC-AS?
All SI86SO21BC-AS units undergo pre-shipment inspection (PSI). If there is an issue with SI86SO21BC-AS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86SO21BC-AS part is unused and in its original packaging.
Return procedure for SI86SO21BC-AS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86SO21BC-AS Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
