My Inquiry
My Account
Skyworks Solutions Inc. SI88620ED-ASR
- Part No.:
- SI88620ED-ASR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI88620ED-ASR.pdf
- Description:
- LINEAR IC
- Quantity:
- Payment:
- Shipping:
Inventory:1,196
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI88620ED-ASR from Skyworks Solutions is a dual-channel digital isolator with integrated isolated DC-DC converter, delivering up to 2 W of regulated 3.3 V or 5.0 V output power on the secondary side. It features two unidirectional CMOS isolation channels (A1/A2 → B1/B2), 100 Mbps data rate, 23 ns max propagation delay, and 5000 VRMS reinforced isolation. Used in industrial motor control and EV battery management systems where galvanic separation and local isolated power are required.
For engineers reviewing the SI88620ED-ASR datasheet, SI88620ED-ASR pinout, SI88620ED-ASR application, or SI88620ED-ASR equivalent, this page provides verified specifications, SOIC-20W package mapping, functional pin roles, automotive-grade AEC-Q100 qualification, and real-world design context for isolated gate drive, PLC I/O, and high-voltage power supply feedback loops.
Technical Context
The SI88620ED-ASR implements capacitive RF-based digital isolation using on/off keying across a silicon dioxide barrier, enabling robust noise immunity and zero initialization latency. Its isolated flyback DC-DC controller operates in peak current mode with external NMOS switch (ESW-driven), current sensing (RSN), and secondary-side voltage feedback (VSNS).
This variant supports high-voltage-to-low-voltage conversion (e.g., 24 V input to 5 V isolated output) and includes programmable soft-start (SS pin), shutdown (SH_FC pin), and frequency control (SH_FC/SS RC network). Compensation uses fixed 100 kΩ RCOMP with external CCOMP per AN901 guidelines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5000 VRMS for 1 minute - meets UL 1577, VDE 62368-1, and CQC GB4943.1 reinforced insulation requirements. |
| Data Rate | Up to 100 Mbps - supports high-speed serial interfaces like SPI, RS-485 transceiver control, and fast ADC/DAC isolation. |
| Propagation Delay | 23 ns max - enables precise timing-critical applications such as isolated PWM gate driving and real-time feedback loops. |
| DC-DC Output Power | 2 W average at 5 V - sufficient to power secondary-side microcontrollers, sensors, or isolated transceivers without external regulators. |
| Operating Temp | –40 °C to +125 °C - qualified for under-hood automotive and industrial environments with full AEC-Q100 Grade 1 compliance. |
| Transient Immunity | 100 kV/µs typical - ensures reliable operation in noisy motor drives and inverters with fast-switching SiC/GaN FETs. |
| Package | SOIC-20 wide-body - provides 8.3 mm creepage/clearance, compatible with IPC-2221 Class B spacing for 250 V working voltage. |
Pinout & Package
SI88620ED-ASR is housed in a RoHS-compliant SOIC-20 wide-body package (10.3 mm × 15.4 mm, 1.27 mm pitch) with reinforced creepage and clearance for 5000 VRMS isolation. Pin 1 is marked by a dot; isolation barrier separates pins 1–10 (primary side) from pins 11–20 (secondary side).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 GNDP | Primary-side power ground | Reference for VDDP and ESW; must be low-inductance connected to primary ground plane. |
| 2 RSN | Primary-side current sense input | Monitors peak switch current for cycle-by-cycle protection; connects to shunt resistor between Q1 source and GNDP. |
| 3 ESW | External switch driver output | Drives gate of external NMOS Q1; supports >5.5 V primary-side operation (e.g., 24 V input). |
| 4 VDDA | Primary-side signal power supply | Supplies isolator logic and controller core; requires ≤5.5 V; bypassed with 1 µF ceramic near pin. |
| 5 GNDA | Primary-side signal ground | Reference for A1/A2 inputs; separate from GNDP but tied via short trace per layout guide. |
| 6 VREGA | Voltage reference output | Zener-referenced output used with external NPN to generate VDDA when no suitable primary supply exists. |
| 7 NC | No connect | Not bonded; leave floating or grounded per PCB design rules (no electrical function). |
| 8 SH_FC | Shutdown and frequency control | High = dc-dc shutdown; RC network with SS sets switching frequency (200–800 kHz) for EMI optimization. |
| 9 SS | Soft-start control | Capacitor to GND sets startup ramp time; prevents inrush into transformer and secondary capacitance. |
| 10 NC | No connect | Not bonded; leave floating or grounded. |
| 11 GNDB | Secondary-side signal ground | Reference for B1/B2 outputs and VDDB; isolated from GNDA; ties to secondary ground plane. |
| 12 VDDB | Secondary-side signal power supply | Powered by internal dc-dc; supplies isolated logic; decoupled with 10 µF tantalum + 100 nF ceramic. |
| 13 NC | No connect | Not bonded; leave floating or grounded. |
| 14 VSNS | Secondary-side feedback input | Resistor divider from VOUT sets regulated output voltage; error encoded and transmitted across barrier. |
| 15 COMP | Compensation node | Connects RCOMP (100 kΩ) and CCOMP to GNDB for stable loop compensation per AN901. |
| 16 NC | No connect | Not bonded; leave floating or grounded. |
| 17 A1 | Primary-side input channel 1 | Unidirectional digital input (CMOS); drives HF XMTR; supports 0–100 Mbps with fail-safe default low. |
| 18 A2 | Primary-side input channel 2 | Unidirectional digital input (CMOS); independent of A1; same timing and fail-safe behavior. |
| 19 B1 | Secondary-side output channel 1 | Isolated CMOS output driven by HF RCVR; matches A1 state with 23 ns max delay; 50 Ω drive strength. |
| 20 B2 | Secondary-side output channel 2 | Isolated CMOS output driven by HF RCVR; matches A2 state; fully independent timing path. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated isolated DC-DC converter | Eliminates need for external isolated power supply; supports 24 V → 5 V conversion with external FET and transformer. |
| Secondary-side voltage sensing | Enables precise line/load regulation without optocouplers or secondary-side biasing circuitry. |
| Programmable soft-start and shutdown | SS capacitor sets controlled ramp-up; SH_FC pin allows system-level enable/disable of dc-dc during fault conditions. |
| RF-based capacitive isolation | Delivers 100 kV/µs CMTI and sub-23 ns propagation delay without magnetic coupling or start-up initialization. |
| AEC-Q100 Grade 1 qualification | Validated for automotive applications including battery management, traction inverter control, and ADAS power domains. |
Applications
| Industrial Motor Control | EV Battery Management System |
|---|---|
|
Use Scenario: Isolating gate drive signals and current-sense feedback in 3-phase inverter stacks. IC Role / Device Role / Timing Role: Dual-channel isolator provides separated PWM inputs (A1/A2 → B1/B2) and isolated analog feedback return path. Use Value: 23 ns propagation delay enables tight dead-time control; 5000 VRMS rating supports 600 V+ bus voltages with margin. |
Use Scenario: Communicating cell voltage measurements and thermal data from high-side monitoring ICs to MCU across battery pack isolation barrier. IC Role / Device Role / Timing Role: Provides bidirectional digital isolation (A→B) while powering isolated ADC and multiplexer from internal dc-dc. Use Value: 2 W isolated output powers entire secondary-side sensor interface; AEC-Q100 ensures reliability over 15-year vehicle life. |
| Programmable Logic Controller I/O Module | Isolated Industrial Ethernet Node |
|
Use Scenario: Digitally isolating discrete input/output signals in DIN-rail mounted PLC backplanes with 24 V field-side power. IC Role / Device Role / Timing Role: Converts 24 V field signals to 3.3 V logic levels via opto-coupler replacement; dc-dc powers isolated I/O ASIC. Use Value: SOIC-20W package fits standard 10 mm module pitch; 100 Mbps headroom supports future firmware updates over isolated UART. |
Use Scenario: Isolating PHY interface and MAC control lines in industrial Ethernet switches operating in electrically noisy factory environments. IC Role / Device Role / Timing Role: Shields Ethernet MAC from PHY-side surges; internal dc-dc powers isolated PHY and magnetics bias. Use Value: 100 kV/µs CMTI prevents packet corruption during ESD or lightning-induced transients on factory floor cabling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel isolated DC-DC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM6210ARWZ | 2-channel isolator + 500 mW dc-dc; SOIC-16W; 2500 VRMS isolation; no programmable frequency or soft-start. | Limited to lower-power secondary loads; lacks RSN/ESW for >5.5 V primary operation. | Choose ADUM6210ARWZ for cost-sensitive, lower-power (<0.5 W) applications where 2500 VRMS suffices. |
| ISO7821FDWR | 2-channel isolator only (no dc-dc); SOIC-16W; 5000 VRMS; 100 Mbps; requires external isolated power supply. | Needs external isolated DC-DC or transformer-based supply; increases BOM count and board area. | Choose ISO7821FDWR when system already provides isolated 5 V, or when higher channel count scalability is needed. |
Compared with ADUM6210ARWZ and ISO7821FDWR, SI88620ED-ASR uniquely integrates 2 W isolated power with 5000 VRMS rating and programmable EMI control-enabling single-chip isolation + power in space-constrained 24 V industrial and automotive nodes without compromising safety margin or transient immunity.
Availability
SI88620ED-ASR is available at Aetrix Electronics and suitable for industrial motor control, EV battery management, and isolated PLC I/O requiring stable component supply across extended temperature and high-reliability automotive programs.
Supply support for SI88620ED-ASR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si88x2x family-including SI88620ED-ASR-is designed for high-reliability isolated power and signal transfer in automotive, industrial, and energy infrastructure systems demanding AEC-Q100 qualification and reinforced safety certification.
FAQ
What is the maximum isolated output power of the SI88620ED-ASR?
The SI88620ED-ASR delivers up to 2 W of average isolated output power at 5 V on the secondary side. This is achieved using an external NMOS switch driven by the ESW pin, a transformer, and Schottky rectifier. Peak power capability exceeds 5 W briefly, but continuous operation is rated at 2 W per the datasheet's thermal limits and derating curves across –40 °C to +125 °C ambient.
Does the SI88620ED-ASR support 24 V primary-side input?
Yes, the SI88620ED-ASR is specifically configured for high-voltage-to-low-voltage conversion, supporting up to 24 V primary-side input. It uses the ESW pin to drive an external NMOS transistor and the RSN pin for current sensing-enabling safe, efficient operation beyond the 5.5 V limit of internal switches. This configuration is validated in AN901 and referenced in Figure 9 of the datasheet.
What is the purpose of the VREGA pin on the SI88620ED-ASR?
The VREGA pin on the SI88620ED-ASR is a Zener-referenced voltage output (typically 5.0 V) used to generate the primary-side VDDA supply when no suitable low-voltage rail exists. When paired with an external NPN transistor, resistor, and capacitor, it forms a simple linear regulator-eliminating the need for a separate LDO in high-input-voltage systems like 24 V-powered PLC modules.
How does the SI88620ED-ASR achieve its 100 kV/µs CMTI rating?
The SI88620ED-ASR achieves 100 kV/µs common-mode transient immunity through its capacitive RF isolation architecture-using differential on/off keying across a silicon dioxide barrier. Unlike optocouplers or magnetic couplers, this method avoids saturation and provides inherent rejection of fast dV/dt events, validated per IEC 61000-4-4 testing at full 5000 VRMS working voltage.
Is the SI88620ED-ASR pin-compatible with other Si8862x variants?
Yes, all Si8862x variants-including SI88620ED-ASR, SI88621ED-ASR, and SI88622ED-ASR-share identical SOIC-20W pinouts and package dimensions. Differences lie only in channel directionality (unidirectional A→B vs. bidirectional) and fail-safe defaults, not pin function or assignment. This enables drop-in firmware or layout reuse across the Si8862x family.
SI88620ED-ASR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si88x2x
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 2/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 40kV/µs
- Data Rate:
- 100Mbps
- Propagation Delay tpLH / tpHL (Max):
- 18ns, 23ns
- Pulse Width Distortion (Max):
- 7ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 3V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
SI88620ED-ASR FAQ
1.How can I place an order for SI88620ED-ASR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI88620ED-ASR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI88620ED-ASR reliable?
The price and inventory of SI88620ED-ASR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI88620ED-ASR is usually 5 days.
3.What payment methods are accepted for SI88620ED-ASR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI88620ED-ASR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI88620ED-ASR?
SI88620ED-ASR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI88620ED-ASR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI88620ED-ASR?
For technical support, including SI88620ED-ASR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI88620ED-ASR requirements.
6.How does Aetrix verify that SI88620ED-ASR is sourced from the original manufacturer or authorized distributors?
All SI88620ED-ASR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI88620ED-ASR meets industry standards.
7.What is the process for return or replacement of SI88620ED-ASR?
All SI88620ED-ASR units undergo pre-shipment inspection (PSI). If there is an issue with SI88620ED-ASR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI88620ED-ASR part is unused and in its original packaging.
Return procedure for SI88620ED-ASR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI88620ED-ASR Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
