Microchip Technology SIO1028I-JZX-TR
- Part No.:
- SIO1028I-JZX-TR
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
SIO1028I-JZX-TR.pdf
- Description:
- IC INTFACE SPECIALIZED 64STQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,603
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SIO1028I-JZX-TR from Microchip Technology is a 3.3V LPC Super I/O controller with 5V-tolerant I/O, PC99/PC01 and ACPI 1.0 compliance, supporting 19.2–33 MHz LPC bus frequencies, three NS16C550A-compatible UARTs (including IrDA v1.2 Fast IR on UART2), and 24 GPIO pins. It serves as the primary legacy I/O hub in space-constrained notebook and embedded x86 designs requiring serial, infrared, LED control, and watchdog functionality.
For engineers reviewing the SIO1028I-JZX-TR datasheet, SIO1028I-JZX-TR pinout, SIO1028I-JZX-TR application, or SIO1028I-JZX-TR equivalent, key selection criteria include LPC interface timing compliance, UART FIFO depth (16-byte), IrDA v1.2 support on UART2, GPIO count (24), and QFN-64 package thermal and routing constraints.
Technical Context
The SIO1028I-JZX-TR integrates an LPC bus interface with Serial IRQ and CLKRUN# support, enabling direct connection to Intel/AMD southbridge chipsets without translation logic. Its internal configuration registers map GPIO, UART, IR, and LED functions to dedicated multifunction pins under ACPI-compliant power management control.
UART2 implements dual-mode operation: standard 16C550A serial mode and IrDA v1.2 Fast IR (4 Mbps) with separate IRTX2/IRRX2 pins and IRMODE# control. The device uses a single 32.768 kHz clock input (CLKI32) for baud rate generation and watchdog timing, eliminating external crystal requirements for basic operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LPC Bus Speed | 19.2–33 MHz - defines maximum host-to-SIO transaction throughput and latency in ACPI-aware systems |
| UARTs | Three NS16C550A-compatible ports - enables simultaneous RS-232, modem, and infrared communication paths |
| FIFO Depth | 16-byte TX/RX per UART - reduces CPU interrupt load and prevents data loss at 460 kbps baud rates |
| Infrared Support | IrDA v1.2 (4 Mbps), HPSIR, ASKIR, Consumer IR on UART2 - enables bidirectional short-range wireless data transfer without external transceivers |
| GPIO Count | 24 programmable pins - provides hardware monitoring, button sensing, and peripheral enable control in compact form factors |
| Package | 64-pin QFN, 9 × 9 mm, 0.5 mm pitch - supports high-density PCB layouts with exposed thermal pad for thermal dissipation |
| Supply Voltage | 3.3 V ±10%, 5 V tolerant I/O - allows direct interfacing with legacy 5 V peripherals while minimizing system power rail complexity |
Pinout & Package
64-pin QFN package with 9 × 9 mm body, 0.5 mm pitch, and exposed thermal pad (VSS-connected). RoHS compliant per Microchip specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LAD0–LAD3 | LPC Address/Data Bus | Time-multiplexed 4-bit bidirectional bus for configuration and data transfers with host chipset |
| LFRAME# | LPC Frame Strobe | Indicates start/end of LPC cycle; synchronizes host-SIO command execution |
| LDRQ# | LPC DMA Request | Signals need for DMA channel arbitration during high-bandwidth UART or IR transfers |
| TXD2*, IRTX2* | UART2 Transmit / IR Transmit | Multifunction pin: drives RS-232 signal or 4 Mbps IrDA carrier depending on IRMODE# state |
| RXD2*, IRRX2* | UART2 Receive / IR Receive | Multifunction pin: samples serial data or demodulates IrDA pulses; requires external IR photodiode biasing |
| GP[11:13]*, GP16, GP[20:23]*, GP[30:37]*, GP[50:57]* | General Purpose I/O | 24 configurable digital I/Os with pull-up/down options; used for system reset control, fan tach feedback, or lid switch detection |
Key Features
| Feature | Design Value |
|---|---|
| ACPI 1.0 Compliance | Enables OS-directed power management including S3/S4 sleep states and wake-event triggering via PME# |
| Serial IRQ Support | Reduces IRQ line count by multiplexing up to 16 interrupt sources onto one SER_IRQ line for PCI/LPC systems |
| Programmable Baud Rate Generator | Supports exact 230 kbps and 460 kbps rates using 32.768 kHz reference - eliminates need for external oscillator |
| Two LED Drivers | Integrated current-sink drivers with software-controllable blink patterns - simplifies status indicator design without external transistors |
| Watchdog Timer with Output Pin | Configurable timeout (ms to seconds) with WDT# assertion for system reset or fault signaling - improves field reliability |
Applications
| Industrial Thin Client | Medical Diagnostic Terminal |
|---|---|
Use Scenario: Fanless, fan-cooled terminal running Windows Embedded Standard with legacy RS-232 peripherals and optional IR barcode scanner. IC Role / Device Role / Timing Role: Central LPC I/O hub managing UART-based serial diagnostics, IR-based patient ID scanning, and GPIO-monitored temperature sensors. Use Value: Eliminates discrete UART, IR transceiver, and GPIO expander ICs - reduces BOM count and PCB area by >35% versus discrete solution. | Use Scenario: Portable ultrasound console requiring secure boot, low-power idle modes, and dual serial interfaces for probe calibration and printer output. IC Role / Device Role / Timing Role: ACPI-compliant I/O controller enabling S3 suspend/resume, UART1 for probe comms, UART2 for IrDA printer handshaking, and GPIO for emergency stop detection. Use Value: Single-chip integration meets IEC 62304 Class C software safety requirements by reducing inter-IC signal paths and failure modes. |
| Embedded Point-of-Sale System | Automated Test Equipment Controller |
Use Scenario: Compact POS terminal with RS-232 receipt printer, magnetic stripe reader, and LED status indicators. IC Role / Device Role / Timing Role: Legacy I/O bridge providing three UARTs (printer, MSR, debug), two blink-capable LED drivers, and 24 GPIOs for button matrix scanning. Use Value: Enables full legacy peripheral support in 9 × 9 mm footprint - avoids redesign when migrating from older SMSC Super I/O parts. | Use Scenario: Rack-mounted ATE mainframe requiring precise timing synchronization, serial instrument control, and hardware watchdog supervision. IC Role / Device Role / Timing Role: System monitor and serial interface controller delivering deterministic UART latency, WDT-triggered fail-safe shutdown, and GPIO-based test fixture interlock signals. Use Value: 16-byte FIFOs prevent data corruption at 460 kbps instrument polling rates; WDT# output directly resets FPGA logic on firmware hang. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Super I/O controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Nuvoton NCT6776D | 48-pin QFP package; supports SMBus instead of LPC; lacks IrDA v1.2 and only two UARTs | Targeted at ATX desktop motherboards with SMBus-based thermal management; no infrared capability | Select if LPC interface is not required and board layout favors QFP over QFN |
| ITE IT8786E | 64-pin QFP; supports LPC but only 16 MHz max bus speed; UART2 lacks IrDA v1.2 support | Used in cost-sensitive industrial PCs where 4 Mbps IR is unnecessary and lower LPC speed suffices | Choose when IrDA v1.2 is not needed and legacy QFP assembly infrastructure exists |
Compared with NCT6776D and IT8786E, the SIO1028I-JZX-TR uniquely delivers IrDA v1.2 Fast IR in a 64-pin QFN at 33 MHz LPC speed - making it the only option for space-constrained, infrared-enabled x86 embedded designs requiring full ACPI 1.0 compliance.
Availability
SIO1028I-JZX-TR is available at Aetrix Electronics and suitable for industrial thin clients, medical diagnostic terminals, embedded point-of-sale systems, and automated test equipment controllers requiring stable component supply and long-term lifecycle support.
Supply support for SIO1028I-JZX-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and interface ICs, with global design, manufacturing, and support infrastructure.
The SIO1028 product line targets advanced notebook and embedded x86 platforms needing integrated legacy I/O - designed specifically to replace discrete UART, IR, GPIO, and watchdog functions in LPC-based architectures.
FAQ
What is the maximum supported LPC bus frequency for the SIO1028I-JZX-TR?
The SIO1028I-JZX-TR supports LPC bus frequencies from 19.2 MHz up to 33 MHz, as confirmed in the DS00001818A datasheet Section "LPC Interface". This range ensures compatibility with Intel ICH7–ICH10 and AMD SB600–SB800 southbridge chipsets. Operation above 33 MHz is not supported and may cause configuration register access failures or UART timing errors in the SIO1028I-JZX-TR.
Does the SIO1028I-JZX-TR support IrDA v1.2 Fast IR on all three UARTs?
No - IrDA v1.2 Fast IR (4 Mbps) is supported exclusively on UART2 of the SIO1028I-JZX-TR, as documented in the "Infrared Communications Controller" section of DS00001818A. UART1 and UART3 operate in standard NS16C550A mode only. UART2 requires IRTX2/IRRX2 pins and IRMODE# control to activate infrared mode, and does not support IrDA on other serial ports.
How many GPIO pins does the SIO1028I-JZX-TR provide, and are they 5V tolerant?
The SIO1028I-JZX-TR provides exactly 24 general-purpose I/O pins, as specified in both the Product Features and Description sections of DS00001818A. All GPIOs are 5V tolerant when operated at 3.3V supply, consistent with the device's overall 5V-tolerant I/O architecture. This tolerance applies to GP[11:13]*, GP16, GP[20:23]*, GP[30:37]*, and GP[50:57]* pin groups in the SIO1028I-JZX-TR.
Is an external crystal required for the SIO1028I-JZX-TR to operate its UARTs and watchdog timer?
No external crystal is required for basic UART or watchdog operation in the SIO1028I-JZX-TR. The device accepts a single 32.768 kHz clock input (CLKI32) to drive the programmable baud rate generator and watchdog timer, as shown in the Block Diagram (DS00001818A, page 3). While higher-accuracy timing can be achieved with a 1–48 MHz crystal on CLKI, the 32.768 kHz source suffices for 230/460 kbps UART rates and typical WDT timeouts.
What package type and RoHS status does the SIO1028I-JZX-TR use?
The SIO1028I-JZX-TR uses a 64-pin QFN package with 9 × 9 mm body and 0.5 mm pitch, as defined in the "PACKAGE OUTLINE" section (DS00001818A, pages 4–5). It is RoHS compliant per Microchip's packaging specification, with halogen content meeting IEC61249-2-21 limits. The "JZX" suffix explicitly denotes this QFN variant, and "-TR" indicates tape-and-reel packaging for automated assembly - both confirmed in the Product Identification System (DS00001818A, page 8).
SIO1028I-JZX-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Controller
- Interface:
- LPC
- Voltage - Supply:
- 3.3V
- Supplier Device Package:
- 64-QFN (9x9)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SIO1028I-JZX-TR FAQ
1.How can I place an order for SIO1028I-JZX-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for SIO1028I-JZX-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SIO1028I-JZX-TR reliable?
The price and inventory of SIO1028I-JZX-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SIO1028I-JZX-TR is usually 5 days.
3.What payment methods are accepted for SIO1028I-JZX-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SIO1028I-JZX-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SIO1028I-JZX-TR?
SIO1028I-JZX-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SIO1028I-JZX-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SIO1028I-JZX-TR?
For technical support, including SIO1028I-JZX-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SIO1028I-JZX-TR requirements.
6.How does Aetrix verify that SIO1028I-JZX-TR is sourced from the original manufacturer or authorized distributors?
All SIO1028I-JZX-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SIO1028I-JZX-TR meets industry standards.
7.What is the process for return or replacement of SIO1028I-JZX-TR?
All SIO1028I-JZX-TR units undergo pre-shipment inspection (PSI). If there is an issue with SIO1028I-JZX-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SIO1028I-JZX-TR part is unused and in its original packaging.
Return procedure for SIO1028I-JZX-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SIO1028I-JZX-TR Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

