My Inquiry
My Account
Microchip Technology SIO1028-JZX-TR
- Part No.:
- SIO1028-JZX-TR
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
SIO1028-JZX-TR.pdf
- Description:
- IC INTERFACE SPECIALIZED 64QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,141
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SIO1028-JZX-TR from Microchip Technology is a 64-pin QFN Super I/O controller operating at 3.3V (5V tolerant), LPC interface compliant with PC99/PC01 and ACPI 1.0, featuring three NS16C550A-compatible UARTs (including one with IrDA v1.2 infrared support), 24 GPIO pins, dual LED drivers, and watchdog timer - deployed in advanced notebook and embedded LPC-based platforms.
For engineers reviewing the SIO1028-JZX-TR datasheet, SIO1028-JZX-TR pinout, SIO1028-JZX-TR application, or SIO1028-JZX-TR equivalent, key selection considerations include LPC bus timing (19.2–33 MHz), UART FIFO depth (16-byte), IrDA Fast IR capability, GPIO count, and RoHS-compliant 9×9 mm QFN packaging.
Technical Context
The SIO1028-JZX-TR integrates an LPC bus interface with Serial IRQ support and programmable PME/SMBus-compatible wake-up logic. Its block diagram confirms dedicated hardware paths for three serial ports - two standard UARTs and one multifunction UART supporting IrDA v1.2, HPSIR, ASKIR, and Consumer IR protocols via dual IR transceivers (IRTX2/IRRX2 and IRRX3).
ACPI 1.0 compliance is implemented through dedicated SMI and PME signal outputs (nIO_SMI*, nIO_PME), while system management includes configurable watchdog timer output and 24 GPIOs distributed across GP[11:13]*, GP16, GP[20:23]*, GP[30:37]*, and GP[50:57]* - all multiplexed with LPC control, serial, and IR functions per pin definition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LPC Bus Frequency | 19.2 MHz to 33 MHz - defines maximum host-to-SIO transaction rate and timing margin for legacy I/O bridging. |
| UART Count & Type | Three NS16C550A-compatible UARTs - enables concurrent serial console, modem, and IR communication without external controllers. |
| FIFO Depth | 16-byte send/receive FIFO per UART - reduces CPU interrupt load and supports reliable high-speed data transfer up to 460 kbps. |
| Infrared Support | IrDA v1.2 (4 Mbps), HPSIR, ASKIR, Consumer IR - allows direct integration of wireless remote control and short-range data links. |
| GPIO Pins | 24 general-purpose I/Os - provides flexible board-level control, status monitoring, and peripheral enable/disable signaling. |
| Package | 64-pin QFN, 9×9 mm body, 0.5 mm pitch - surface-mount compatible with standard reflow profiles and space-constrained laptop mainboards. |
| Supply Voltage | 3.3 V operation with 5 V tolerant I/O - simplifies level-shifting design and supports mixed-voltage system integration. |
Pinout & Package
64-pin QFN package, 9×9 mm body, 0.5 mm pitch, RoHS compliant. Pin functions derived from DS00001818A Figure 1 (Block Diagram) and confirmed pin naming conventions in functional descriptions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LAD0–LAD3 | LPC Address/Data Bus | Time-multiplexed address/data lines for LPC protocol; require pull-up resistors and strict timing alignment. |
| LFRAME# | LPC Frame Strobe | Indicates start/end of LPC transaction cycle; active-low, synchronized to PCI_CLK. |
| LDRQ# | LPC DMA Request | Asserted by SIO1028-JZX-TR to request DMA service from host; supports burst transfers. |
| TXD1/RXD1 | UART1 Transmit/Receive | Full-duplex serial interface for primary console or debug port; 16-byte FIFO buffers data flow. |
| IRTX2/IRRX2 | Infrared Transmit/Receive | Dedicated pins for IrDA v1.2 Fast IR physical layer; support 4 Mbps modulation and carrier detection. |
| LED1*/LED2* | LED Driver Outputs | Open-drain outputs with programmable blink patterns - drive status LEDs without external drivers. |
| WDT* | Watchdog Timer Output | Active-low reset or interrupt signal triggered on timeout; configurable via internal registers. |
| GP[50:57]* | General Purpose I/O Group | Eight bidirectional pins usable as inputs with interrupt capability or outputs with slew-rate control. |
Key Features
| Feature | Design Value |
|---|---|
| Three UARTs with 16-byte FIFOs | Enables simultaneous high-throughput serial communication (console + modem + IR) with minimal CPU overhead. |
| IrDA v1.2 Fast IR support | Provides 4 Mbps bidirectional infrared data transfer using integrated PHY, eliminating need for discrete IR transceivers. |
| 24 GPIOs with interrupt capability | Allows real-time board-level event handling (e.g., lid open/close, battery status, thermal alerts) without host polling. |
| Programmable watchdog timer with output pin | Delivers fail-safe system recovery via hardware reset or SMI assertion - critical for unattended embedded operation. |
| ACPI 1.0 and PC99/PC01 compliance | Ensures interoperability with standard BIOS implementations and OS power management stacks (e.g., Windows S3/S4). |
Applications
| Advanced Notebook Platforms | Industrial Embedded Controllers |
|---|---|
Use Scenario: Integrated I/O hub in thin-and-light laptops requiring legacy serial, IR remote, and status LED control. IC Role / Device Role / Timing Role: LPC-attached Super I/O managing UARTs, IR interface, GPIOs, and watchdog - offloading Southbridge I/O functions. Use Value: Reduces BOM count by consolidating three serial ports, dual IR transceivers, and 24 GPIOs into single 9×9 mm QFN device. | Use Scenario: Control unit in factory automation gateways needing RS-232/485 interfaces and field-event monitoring. IC Role / Device Role / Timing Role: System-level I/O manager providing isolated UARTs, programmable GPIO interrupts, and watchdog supervision. Use Value: Enables deterministic response to sensor faults or communication timeouts via hardware WDT and GPIO-triggered SMI. |
| Point-of-Sale Terminals | Medical Diagnostic Equipment |
Use Scenario: Payment terminal with magnetic stripe reader, PIN pad, and receipt printer - all requiring serial connectivity. IC Role / Device Role / Timing Role: Central serial I/O concentrator supporting multiple peripherals over three independent UART channels. Use Value: Eliminates need for discrete UART expanders; 460 kbps baud rate supports fast magstripe data streaming. | Use Scenario: Portable ultrasound or patient monitor requiring IR-based remote configuration and status indication. IC Role / Device Role / Timing Role: Interface controller handling IrDA v1.2 diagnostics upload and LED-based alarm signaling. Use Value: Integrates Consumer IR remote support and blinking LED drivers - reducing external components for UI feedback. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Super I/O controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ITE IT8786E | 48-pin QFP package; supports LPC up to 33 MHz but lacks IrDA v1.2 PHY - only basic SIR (4 Mbps optional via external PHY). | Targeted at desktop motherboards with space for larger QFP; no native Fast IR support limits portable IR use cases. | Select when IrDA is not required and QFP layout compatibility exists; verify GPIO mapping and ACPI register alignment. |
| Nuvoton NCT6776D | 64-pin QFN like SIO1028-JZX-TR; adds hardware PWM fan control and temperature monitoring - no IrDA support. | Optimized for thermal management in servers/desktops; missing IR functionality precludes remote-control or IR-data applications. | Prefer for fan-intensive systems; confirm UART FIFO depth (16-byte same) and LPC timing compatibility before substitution. |
Compared with ITE IT8786E and Nuvoton NCT6776D, the SIO1028-JZX-TR uniquely delivers integrated IrDA v1.2 Fast IR transceivers alongside three full UARTs in a compact QFN - making it the only choice for space-constrained, IR-enabled portable designs requiring certified ACPI 1.0 behavior.
Availability
SIO1028-JZX-TR is available at Aetrix Electronics and suitable for advanced notebook platforms, industrial embedded controllers, point-of-sale terminals, and medical diagnostic equipment requiring stable component supply and long-term lifecycle assurance.
Supply support for SIO1028-JZX-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and interface ICs, with global manufacturing and support infrastructure.
The SIO1028 product line was designed specifically for LPC-based notebook and embedded platforms requiring consolidated legacy I/O - integrating UARTs, IR, GPIO, and power management in a single RoHS-compliant QFN package.
FAQ
What is the maximum supported LPC bus frequency for the SIO1028-JZX-TR?
The SIO1028-JZX-TR supports LPC bus frequencies from 19.2 MHz up to 33 MHz, as specified in the official Microchip datasheet DS00001818A. This range ensures compatibility with standard Intel and AMD chipset LPC implementations used in notebook and embedded platforms. The SIO1028-JZX-TR must be configured via host firmware to match the target platform's LPC clock - exceeding 33 MHz may cause transaction failures or data corruption.
Does the SIO1028-JZX-TR support IrDA v1.2 Fast IR at 4 Mbps natively?
Yes, the SIO1028-JZX-TR includes a fully integrated IrDA v1.2 Fast IR physical layer supporting 4 Mbps data rates without external transceivers. Pins IRTX2 and IRRX2 implement the required modulation/demodulation, carrier sense, and pulse shaping. The SIO1028-JZX-TR also supports HPSIR, ASKIR, and Consumer IR modes - all enabled via configuration registers per DS00001818A.
How many UARTs does the SIO1028-JZX-TR provide, and what is their FIFO depth?
The SIO1028-JZX-TR provides three NS16C550A-compatible UARTs, each with independent 16-byte transmit and receive FIFOs. UART1 and UART3 are standard serial ports; UART2 includes additional IR functionality. This FIFO depth reduces interrupt frequency and supports reliable 460 kbps operation - a key specification confirmed in the SIO1028-JZX-TR datasheet and block diagram.
Is the SIO1028-JZX-TR pin-compatible with other Microchip Super I/O devices?
No, the SIO1028-JZX-TR is not pin-compatible with other Microchip Super I/O devices such as the SIO1024 or SIO1036. Its 64-pin QFN footprint, pin assignment (e.g., IRTX2/IRRX2 placement), and LPC signal mapping are unique to the SIO1028 family. PCB layout must be designed specifically for the SIO1028-JZX-TR; migration requires schematic and layout revision.
What GPIO capabilities does the SIO1028-JZX-TR offer?
The SIO1028-JZX-TR offers 24 general-purpose I/O pins distributed across five groups (GP[11:13]*, GP16, GP[20:23]*, GP[30:37]*, GP[50:57]*), each configurable as input with interrupt-on-change or output with programmable drive strength. These GPIOs support ACPI wake events and can be mapped to system functions like lid switch, battery status, or thermal alert - all documented in the SIO1028-JZX-TR register map and functional description.
SIO1028-JZX-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Controller
- Interface:
- LPC
- Voltage - Supply:
- 3.3V
- Supplier Device Package:
- 64-QFN (9x9)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SIO1028-JZX-TR FAQ
1.How can I place an order for SIO1028-JZX-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for SIO1028-JZX-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SIO1028-JZX-TR reliable?
The price and inventory of SIO1028-JZX-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SIO1028-JZX-TR is usually 5 days.
3.What payment methods are accepted for SIO1028-JZX-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SIO1028-JZX-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SIO1028-JZX-TR?
SIO1028-JZX-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SIO1028-JZX-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SIO1028-JZX-TR?
For technical support, including SIO1028-JZX-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SIO1028-JZX-TR requirements.
6.How does Aetrix verify that SIO1028-JZX-TR is sourced from the original manufacturer or authorized distributors?
All SIO1028-JZX-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SIO1028-JZX-TR meets industry standards.
7.What is the process for return or replacement of SIO1028-JZX-TR?
All SIO1028-JZX-TR units undergo pre-shipment inspection (PSI). If there is an issue with SIO1028-JZX-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SIO1028-JZX-TR part is unused and in its original packaging.
Return procedure for SIO1028-JZX-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SIO1028-JZX-TR Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
