My Inquiry
My Account
Microchip Technology SIO1036-ZG
- Part No.:
- SIO1036-ZG
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 36-VFQFN Exposed Pad
- Datasheet:
-
SIO1036-ZG.pdf
- Description:
- IC INTERFACE SPECIALIZED 36QFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,623
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SIO1036-ZG from SMSC is a 3.3 V, PC99a/PC2001-compliant Super I/O controller with LPC host interface, integrated infrared communications controller (IrDA v1.2, HPSIR, ASKIR, Consumer IR), multi-mode parallel port (EPP/ECP/IEEE 1284), and one general-purpose I/O pin - used in legacy-extended embedded x86 systems requiring low-pin-count peripheral integration.
For engineers reviewing the SIO1036-ZG datasheet, SIO1036-ZG pinout, SIO1036-ZG application, or SIO1036-ZG equivalent, key selection considerations include LPC bus timing compliance, IrCC 2.0 UART configuration flexibility, ChiProtect™-enabled parallel port robustness, and software-configurable logic (SCL) for runtime I/O address/IRQ/DMA reassignment.
Technical Context
The SIO1036-ZG implements an LPC interface with multiplexed command/address/data bus, 8-bit I/O and DMA transfers, 16-bit address qualification, Serial IRQ support, and PCI CLKRUN# signaling - enabling direct replacement of ISA-bus Super I/O in modern low-power x86 platforms. It integrates an IrCC 2.0-compliant infrared controller supporting Fast IR (4 Mbps), HPSIR, ASKIR, and Consumer IR protocols via dedicated IRTX/IRRX pins.
Its multi-mode parallel port includes ChiProtect™ circuitry to prevent damage from powered printers during unpowered states, supports IBM PC/AT, EPP 1.7/1.9, and IEEE 1284 ECP modes, and offers 192 base I/O address options, 15 IRQ selections, and 3 DMA channel choices - all programmable via internal configuration registers compliant with ISA Plug-and-Play v1.0a.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.3 V operation with 5 V tolerant I/O - enables direct interfacing with legacy 5 V peripherals without level shifters. |
| LPC Interface | 8-bit I/O and DMA transfers, 16-bit address qualification, Serial IRQ, CLKRUN# - replaces ISA bus with 36-pin footprint reduction. |
| Infrared Support | IrDA v1.2 (4 Mbps), HPSIR, ASKIR, Consumer IR - single hardware block serves PDA sync, remote control, and industrial IR telemetry. |
| Parallel Port Mode | EPP 1.7/1.9 and ECP (IEEE 1284) with ChiProtect™ - prevents latch-up damage when printer powers on before host. |
| Configuration Flexibility | Software Configurable Logic (SCL) with ISA PnP v1.0a register set - allows runtime reassignment of I/O addresses, IRQs, and DMA channels. |
| GPIO Count | 1 dedicated general-purpose I/O pin - provides simple system-level status indication or reset coordination. |
Pinout & Package
36-pin QFN package per JEDEC MO-220 (MO-36-QFN-6x6), 6 mm × 6 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LAD0–LAD3 | LPC Data/Address Bus | Multiplexed 4-bit bidirectional bus for command, address, and data transfer over LPC interface. |
| LFRAME# | LPC Frame Signal | Indicates start/end of LPC transaction cycle; synchronizes host-initiated configuration or data access. |
| LDRQ# | LPC DMA Request | Active-low signal requesting DMA service from host; supports three configurable DMA channel options. |
| SER_IRQ | Serialized Interrupt Request | PCI-compatible serial interrupt line carrying encoded IRQ vector; eliminates dedicated IRQ pins. |
| IRTX / IRRX | Infrared Transmit/Receive | Dedicated pins for IrCC 2.0 controller - support bidirectional FIR, HPSIR, ASKIR, and Consumer IR protocols. |
| PD0–PD7 | Parallel Port Data | 8-bit bidirectional data bus for EPP/ECP/standard parallel mode; includes nSTROBE, nACK, BUSY, SLCT, PE, nERROR. |
| GPIO* | General-Purpose I/O | Single programmable input/output pin with configurable pull-up/down; usable for board-level status or control signaling. |
Key Features
| Feature | Design Value |
|---|---|
| ChiProtect™ Circuitry | Prevents latch-up and permanent damage to parallel port drivers when external printer powers on while SIO1036-ZG is unpowered. |
| IrCC 2.0 Controller | Hardware-accelerated infrared protocol handling - offloads CPU from bit-banging; supports 4 Mbps Fast IR and multiple consumer formats. |
| Software Configurable Logic (SCL) | Enables field-updatable I/O resource mapping (address/IRQ/DMA) without hardware redesign or BIOS update dependency. |
| LPC Bus Compliance | Fully implements LPC v1.1 requirements including CLKRUN#, SER_IRQ, and multiplexed LAD bus - ensures compatibility with Intel and AMD chipsets. |
Applications
| Industrial Control Panel | Legacy x86 Embedded Gateway |
|---|---|
Use Scenario: DIN-rail mounted gateway running real-time Linux, connecting RS-232 PLCs, parallel-connected barcode scanners, and IR-based operator remotes. IC Role / Device Role / Timing Role: Central Super I/O managing parallel port for scanner handshaking, IrCC 2.0 for remote diagnostics, and LPC interface to host CPU. Use Value: ChiProtect™ ensures safe hot-plug of industrial printers; IrDA v1.2 enables secure firmware updates via IR without opening enclosure. | Use Scenario: Fanless x86 box in kiosk deployment, requiring PS/2 keyboard/mouse support, parallel receipt printer, and IR remote wake-up capability. IC Role / Device Role / Timing Role: LPC-connected peripheral hub providing ECP parallel output, two-pin UART for PS/2 translation, and Consumer IR decode for power-on-by-remote. Use Value: Single-chip consolidation reduces BOM count; SCL allows BIOS-agnostic runtime reconfiguration of IRQ assignments across diverse kiosk models. |
| Medical Diagnostic Terminal | Retail Point-of-Sale System |
Use Scenario: CE-certified diagnostic tablet dock with parallel-connected label printer, IR-based patient ID reader, and GPIO-linked safety interlock. IC Role / Device Role / Timing Role: Safety-critical I/O manager handling parallel print commands, Consumer IR patient badge scanning, and GPIO-monitored enclosure open detection. Use Value: 5 V tolerant I/O interfaces directly with legacy medical printers; ChiProtect™ eliminates risk of port damage during clinical power sequencing. | Use Scenario: Compact POS terminal integrating EPP receipt printer, IrDA-enabled loyalty card reader, and GPIO-connected cash drawer sensor. IC Role / Device Role / Timing Role: Peripheral coordinator using LPC to share bandwidth with host CPU, while delivering deterministic parallel print latency and IR response time. Use Value: IrCC 2.0 hardware acceleration ensures sub-100 ms IR card read time; EPP 1.9 mode guarantees reliable high-speed receipt printing under Windows OS. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Super I/O applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Nuvoton NCT6776D | Integrated hardware monitor, fan control, and watchdog; no Consumer IR or ChiProtect™; 48-pin QFN. | Targets thermal management–centric designs; lacks IR and parallel port protection features critical for legacy peripheral integration. | Select when system requires on-die temperature/voltage monitoring but does not need IR or robust parallel port handling. |
| ITE IT8786E | Supports LPC, EPP/ECP, and 2-pin UART; no IrCC 2.0 or ChiProtect™; 48-pin QFP package. | Designed for mainstream desktop motherboards; lacks FIR/Consumer IR support and printer-safe parallel architecture. | Choose for cost-sensitive ATX platforms where IR and ChiProtect™ are unnecessary and larger footprint is acceptable. |
Compared with NCT6776D and IT8786E, the SIO1036-ZG uniquely delivers IrCC 2.0 hardware acceleration and ChiProtect™-enabled parallel port in a 36-pin QFN - making it the only option for space-constrained, IR-dependent, and printer-integrated embedded x86 systems requiring legacy compatibility without design compromise.
Availability
SIO1036-ZG is available at Aetrix Electronics and suitable for industrial control panels, legacy x86 embedded gateways, and medical diagnostic terminals requiring stable component supply and long-term lifecycle support.
Supply support for SIO1036-ZG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
SMSC (Standard Microsystems Corporation) was a fabless semiconductor company specializing in connectivity, embedded controllers, and mixed-signal ICs before its acquisition by Microchip Technology in 2012.
The SIO1036-ZG belongs to SMSC's Super I/O product line, designed specifically to replace ISA-bus peripheral controllers in low-power, space-constrained x86 platforms while maintaining full PC99a/PC2001 compliance and legacy peripheral support.
FAQ
What is the primary interface protocol supported by the SIO1036-ZG?
The SIO1036-ZG uses the Low Pin Count (LPC) bus as its primary host interface, implementing multiplexed command/address/data transfer, Serial IRQ, CLKRUN#, and 8-bit I/O and DMA operations. This replaces legacy ISA bus connections while maintaining full compatibility with Intel and AMD chipset LPC controllers. The SIO1036-ZG must be configured via LPC configuration cycles - no PCI or USB interface is present. All device resources, including parallel port and UART, are accessed through this LPC interface.
Does the SIO1036-ZG support Consumer IR functionality, and how is it implemented?
Yes, the SIO1036-ZG includes a dedicated IrCC 2.0 infrared communications controller supporting Consumer IR alongside IrDA v1.2 (4 Mbps), HPSIR, and ASKIR protocols. It uses dedicated IRTX and IRRX pins for hardware-encoded transmit/receive, eliminating CPU overhead. The SIO1036-ZG decodes raw Consumer IR carrier signals (e.g., NEC, RC-5) in hardware and presents decoded data via internal registers - confirmed in the Product Preview revision 0.4 functional description and block diagram.
What protection does ChiProtect™ provide for the parallel port on the SIO1036-ZG?
ChiProtect™ is a hardware circuit within the SIO1036-ZG that prevents latch-up and permanent damage to parallel port drivers when an externally powered printer is connected while the SIO1036-ZG is unpowered or in reset. It isolates the port's output drivers from back-fed voltage, ensuring safe hot-plug operation. This feature is explicitly documented in the General Description section and block diagram notes of the SIO1036-ZG Product Preview, and is a defining differentiator versus standard EPP/ECP controllers.
Can the SIO1036-ZG's I/O resources be reconfigured after system boot?
Yes, the SIO1036-ZG supports runtime reconfiguration of I/O address, IRQ, and DMA assignments via its Software Configurable Logic (SCL) and internal ISA Plug-and-Play v1.0a-compatible configuration registers. These registers are accessible over the LPC bus and can be modified by system software without requiring hardware changes or BIOS updates. This capability is confirmed in both the General Description and PRODUCT FEATURES sections of the official Product Preview document.
Is the SIO1036-ZG pin-compatible with other SMSC Super I/O devices such as the SIO1035 or SIO1037?
No, the SIO1036-ZG is not pin-compatible with SIO1035 or SIO1037. While all belong to the same family and share architectural similarities, the SIO1036-ZG uses a 36-pin QFN package with specific pin assignments for LPC signals, IR ports, and parallel port lines - distinct from the 48-pin QFP packages used by SIO1035 and SIO1037. The Product Preview explicitly lists "36-pin QFN" only for SIO1036-ZG, and no cross-package pinout mapping is provided in official documentation.
SIO1036-ZG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 36-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- LPC
- Voltage - Supply:
- 3.3V
- Supplier Device Package:
- 36-QFN (6x6)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SIO1036-ZG FAQ
1.How can I place an order for SIO1036-ZG through Aetrix?
Please submit a Request for Quotation (RFQ) for SIO1036-ZG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SIO1036-ZG reliable?
The price and inventory of SIO1036-ZG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SIO1036-ZG is usually 5 days.
3.What payment methods are accepted for SIO1036-ZG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SIO1036-ZG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SIO1036-ZG?
SIO1036-ZG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SIO1036-ZG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SIO1036-ZG?
For technical support, including SIO1036-ZG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SIO1036-ZG requirements.
6.How does Aetrix verify that SIO1036-ZG is sourced from the original manufacturer or authorized distributors?
All SIO1036-ZG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SIO1036-ZG meets industry standards.
7.What is the process for return or replacement of SIO1036-ZG?
All SIO1036-ZG units undergo pre-shipment inspection (PSI). If there is an issue with SIO1036-ZG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SIO1036-ZG part is unused and in its original packaging.
Return procedure for SIO1036-ZG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SIO1036-ZG Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
