Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Controllers

NXP Semiconductors SJA1000T/N,118

Name: SJA1000T/N,118
Brand: NXP Semiconductors
SKU: SJA1000T/N,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SJA1000T/N,118

Manufacturer:: NXP Semiconductors

Category:: Controllers

Package:: 28-SOIC (0.295", 7.50mm Width)

Datasheet:: SJA1000T/N,118.pdf

Description:: IC STAND-ALONE CAN CTRLR 28-SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,840

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SJA1000T/N,118 from NXP Semiconductors (formerly Philips Semiconductors) is a stand-alone CAN 2.0B controller IC designed for automotive and industrial network communication. It supports both BasicCAN (PCA82C200-compatible) and extended PeliCAN modes, delivers up to 1 Mbit/s bit rate, features a 64-byte receive FIFO, and operates across −40 °C to +125 °C ambient temperature. It interfaces directly with microcontrollers via an 8-bit multiplexed address/data bus and supports dual CAN transceiver outputs (TX0/TX1).

For engineers reviewing the SJA1000T/N,118 datasheet, SJA1000T/N,118 pinout, SJA1000T/N,118 application, or SJA1000T/N,118 equivalent, key selection considerations include mode-selectable register mapping (BasicCAN vs. PeliCAN), programmable bit timing (BTR0/BTR1), hardware-supported hot-plug bit-rate detection, single-shot transmission capability, and dual-mode acceptance filtering for 11-bit and 29-bit identifiers.

Technical Context

The SJA1000T/N,118 implements two distinct operational modes: BasicCAN (default on reset, software-pin compatible with PCA82C200) and PeliCAN (full CAN 2.0B support). Its architecture includes dedicated Interface Management Logic (IML), Bit Stream Processor (BSP), Bit Timing Logic (BTL) with programmable synchronization jump width and time segments, and Error Management Logic (EML) with read/write error counters and error code capture.

It integrates a 13-byte transmit buffer and a 64-byte RX FIFO with CPU-accessible 13-byte window, enabling concurrent message reception and processing. The acceptance filter supports both standard and extended frames using 4-byte code/mask registers in PeliCAN mode, while BasicCAN uses simpler 8-bit acceptance code/mask registers.

Key Specifications

Parameter	Value and Actual Design Meaning
CAN Protocol	CAN 2.0B compliant - supports both 11-bit standard and 29-bit extended identifier frames in PeliCAN mode; BasicCAN mode accepts extended frames passively but only transmits/receives standard frames.
Max Bit Rate	1 Mbit/s - enables high-speed communication in demanding automotive and real-time industrial networks.
Receive Buffer	64-byte FIFO - allows sustained message reception without CPU intervention, reducing overrun risk during burst traffic.
Transmit Buffer	13-byte fixed-size buffer - holds full CAN frame (identifier, RTR, DLC, up to 8 data bytes) for transmission by BSP.
Operating Temp	−40 °C to +125 °C - qualified for under-hood automotive and harsh industrial environments.
Supply Voltages	VDD1/VDD2/VDD3 = 5 V ±10% - separate 5 V domains for logic, input comparator, and output drivers enable robust noise isolation.
Crystal Frequency	24 MHz - drives internal oscillator; clock divider register (CDR) configures CLKOUT frequency and selects CAN mode.

Pinout & Package

Package: SO28 (plastic small outline, 28 leads, 7.5 mm body width, SOT136-1).

Pin/Terminal	Circuit Role	Design Meaning
AD7–AD0	Multiplexed address/data bus	8-bit bidirectional bus shared between address and data; requires external latch (ALE/AS) for demultiplexing in Intel mode.
ALE/AS	Address latch enable / Address strobe	Intel mode: ALE latches AD[7:0] as address; Motorola mode: AS enables address sampling on falling edge.
CS	Chip select	Active-low enable for register access; must be asserted during all read/write cycles to SJA1000T/N,118.
RD/E, WR	Read/Enable and Write control	Intel: RD and WR signals; Motorola: E (enable) and RD/WR (bidirectional control); defines bus timing and direction.
CLKOUT	Clock output	Divided oscillator output for microcontroller clocking; disabled via CDR bit to reduce power or avoid interference.
MODE	Bus interface mode select	High = Intel mode (80C51-style), Low = Motorola mode (68xxx-style); sets timing and control signal interpretation.
TX0, TX1	CAN output driver outputs	Dual complementary outputs drive external CAN transceiver (e.g., PCA82C250); configurable polarity and mode via OCR.
RX0, RX1	CAN input comparator inputs	Differential inputs for physical bus level sensing; bypassable via CDR.CBP bit when external transceiver handles level conversion.
INT	Interrupt output	Open-drain active-low interrupt signaling pending events (RX, TX, error, overrun); supports wired-OR with other peripherals.
RST	Reset input	Active-low asynchronous reset; automatic power-on reset supported with RC network (e.g., 1 µF + 50 kΩ).

Key Features

Feature	Design Value
PeliCAN mode extensions	Enables full CAN 2.0B operation including 29-bit ID handling, error counters with read/write access, and arbitration lost capture with bit-position detail - critical for diagnostics and protocol compliance validation.
Single-shot transmission	Prevents automatic retransmission after arbitration loss or error - avoids bus contention in time-critical deterministic systems where message priority must be strictly enforced by host software.
Listen-only mode	Disables acknowledge and active error flags while monitoring bus traffic - supports non-intrusive debugging, bus analysis, and gateway snooping without affecting network behavior.
Hot-plug bit-rate detection	Software-driven synchronization to unknown bus bit rates - enables dynamic node insertion into live CAN networks without preconfiguration or manual timing setup.
Programmable output driver	OCR register configures TX0/TX1 polarity, push-pull/open-drain, and slew rate - allows optimization for EMC, cable length, and transceiver compatibility (e.g., ISO 11898-2/3).

Applications

Automotive Body Control Module	Industrial PLC Communication Gateway
Use Scenario: Centralized control of lighting, door locks, HVAC, and sensors across multiple CAN nodes in vehicle chassis. IC Role / Device Role / Timing Role: Stand-alone CAN controller managing message routing, filtering, and error handling between microcontroller and physical layer. Use Value: 64-byte RX FIFO prevents message loss during high-traffic diagnostics; PeliCAN mode ensures compatibility with OEM extended-frame diagnostic protocols (e.g., UDS over CAN).	Use Scenario: Bridging legacy Modbus RTU field devices to modern CANopen-based control networks in factory automation. IC Role / Device Role / Timing Role: Protocol translation engine with dual-mode CAN framing and precise bit-timing configuration for mixed-speed subnets. Use Value: Programmable BTR0/BTR1 registers allow stable 500 kbit/s operation on long cable runs; listen-only mode enables passive monitoring of bus health without disrupting PLC cycle timing.
Heavy-Duty Vehicle Telematics Unit	Railway Signaling Interlocking System
Use Scenario: Real-time GPS, engine telemetry, and remote firmware updates transmitted over J1939-compliant CAN backbone. IC Role / Device Role / Timing Role: Primary CAN interface for ARM microcontroller, handling J1939 parameter group arbitration and transport protocol segmentation. Use Value: −40 °C to +125 °C rating ensures reliability in engine-compartment-mounted units; hot-plug detection supports field-upgradeable modules without bus shutdown.	Use Scenario: Safety-critical communication between interlocking logic units and trackside equipment in EN 5012x-certified signaling systems. IC Role / Device Role / Timing Role: Deterministic CAN controller with single-shot transmission and error counter visibility for SIL2-capable diagnostics. Use Value: Read/write error counters and ECC register provide traceable fault logging; listen-only mode validates bus integrity during maintenance without compromising safety state.

Automotive Body Control Module

Industrial PLC Communication Gateway

Use Scenario: Centralized control of lighting, door locks, HVAC, and sensors across multiple CAN nodes in vehicle chassis.

IC Role / Device Role / Timing Role: Stand-alone CAN controller managing message routing, filtering, and error handling between microcontroller and physical layer.

Use Value: 64-byte RX FIFO prevents message loss during high-traffic diagnostics; PeliCAN mode ensures compatibility with OEM extended-frame diagnostic protocols (e.g., UDS over CAN).

Use Scenario: Bridging legacy Modbus RTU field devices to modern CANopen-based control networks in factory automation.

IC Role / Device Role / Timing Role: Protocol translation engine with dual-mode CAN framing and precise bit-timing configuration for mixed-speed subnets.

Use Value: Programmable BTR0/BTR1 registers allow stable 500 kbit/s operation on long cable runs; listen-only mode enables passive monitoring of bus health without disrupting PLC cycle timing.

Heavy-Duty Vehicle Telematics Unit

Railway Signaling Interlocking System

Use Scenario: Real-time GPS, engine telemetry, and remote firmware updates transmitted over J1939-compliant CAN backbone.

IC Role / Device Role / Timing Role: Primary CAN interface for ARM microcontroller, handling J1939 parameter group arbitration and transport protocol segmentation.

Use Value: −40 °C to +125 °C rating ensures reliability in engine-compartment-mounted units; hot-plug detection supports field-upgradeable modules without bus shutdown.

Use Scenario: Safety-critical communication between interlocking logic units and trackside equipment in EN 5012x-certified signaling systems.

IC Role / Device Role / Timing Role: Deterministic CAN controller with single-shot transmission and error counter visibility for SIL2-capable diagnostics.

Use Value: Read/write error counters and ECC register provide traceable fault logging; listen-only mode validates bus integrity during maintenance without compromising safety state.

Equivalent & Alternatives

The following parts are listed as comparable options for similar stand-alone CAN controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MCP2515-I/SO	SPI interface instead of parallel bus; no native PeliCAN mode; requires external crystal (up to 25 MHz); lacks listen-only mode and hot-plug detection.	Better suited for space-constrained designs with SPI-capable MCUs; not drop-in replaceable due to interface and register architecture differences.	Select MCP2515-I/SO when migrating from parallel-bus architectures to SPI-based embedded systems and when full PeliCAN diagnostics are not required.
TJA1040T/CM	Physical-layer transceiver only - not a controller; requires external CAN controller (e.g., SJA1000T/N,118 or MCU-integrated CAN peripheral).	Used downstream of SJA1000T/N,118 to drive CAN bus; cannot replace SJA1000T/N,118 functionally.	Select TJA1040T/CM as companion transceiver for SJA1000T/N,118 in new designs requiring ISO 11898-2 compliance and improved EMC performance.

Compared with MCP2515-I/SO, the SJA1000T/N,118 offers direct parallel microcontroller interfacing and richer diagnostics; compared with TJA1040T/CM, it provides full protocol handling rather than physical layer signaling - making it a functional controller, not a transceiver.

Availability

SJA1000T/N,118 is available at Aetrix Electronics and suitable for automotive body electronics, industrial PLC gateways, heavy-duty telematics, railway signaling, and off-highway machinery requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for SJA1000T/N,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep heritage in CAN technology dating to Philips' original CAN controller development.

The SJA1000T/N,118 belongs to NXP's legacy stand-alone CAN controller product line, engineered specifically for high-reliability embedded systems requiring deterministic, externally managed CAN protocol handling - especially where microcontroller resources are constrained or legacy software compatibility is essential.

FAQ

What is the primary function of the SJA1000T/N,118 in a CAN network?

The SJA1000T/N,118 serves as a stand-alone CAN 2.0B protocol controller that manages message transmission, reception, filtering, error handling, and bit timing independently of the host microcontroller. It relieves the MCU from low-level CAN protocol tasks while providing flexible register-level control via its parallel interface - making it ideal for resource-limited or safety-critical systems where deterministic timing is essential. The SJA1000T/N,118 implements both BasicCAN and PeliCAN modes to ensure backward compatibility and advanced diagnostics.

Does the SJA1000T/N,118 support both standard and extended CAN frames?

Yes, the SJA1000T/N,118 supports both 11-bit standard and 29-bit extended CAN frames - but only in PeliCAN mode. In default BasicCAN mode, it transmits and receives only standard frames; extended frames are acknowledged but not delivered to the receive buffer or flagged with interrupts. To use extended frames fully, the CAN-mode bit in the Clock Divider Register (CDR) must be set to enter PeliCAN mode, enabling full CAN 2.0B functionality including extended acceptance filtering and message handling in the SJA1000T/N,118.

How does the SJA1000T/N,118 handle error reporting and diagnostics?

The SJA1000T/N,118 provides comprehensive error diagnostics through dedicated registers accessible in PeliCAN mode: Error Code Capture (ECC), RX/TX Error Counters (RXERR/TXERR), Arbitration Lost Capture (ALC), and Error Warning Limit (EWLR). These allow real-time monitoring of bus errors, identification of failure sources (e.g., bit errors, stuff errors), and proactive response before bus-off conditions occur. The SJA1000T/N,118 also generates individual interrupts for each error type, enabling granular firmware-level fault recovery - a capability absent in BasicCAN mode or simpler controllers like the PCA82C200.

Can the SJA1000T/N,118 operate without an external CAN transceiver?

No, the SJA1000T/N,118 is a protocol controller only and requires an external CAN physical-layer transceiver (e.g., TJA1040, PCA82C250, or SN65HVD230) to connect to the CAN bus. Its TX0/TX1 outputs drive the transceiver's input, and RX0/RX1 accept differential bus signals from the transceiver's output. The SJA1000T/N,118 includes an internal input comparator that can be bypassed (via CDR.CBP bit) when using transceivers with built-in level-shifting - ensuring signal integrity and minimizing propagation delay in the SJA1000T/N,118 signal path.

What are the key differences between BasicCAN and PeliCAN modes in the SJA1000T/N,118?

BasicCAN mode provides PCA82C200 software and pin compatibility with simplified register mapping and 8-bit acceptance filtering - suitable for legacy integration. PeliCAN mode unlocks full CAN 2.0B features: 29-bit identifier support, 64-byte RX FIFO, read/write error counters, arbitration lost capture, single-shot transmission, listen-only mode, and 4-byte acceptance code/mask registers. Mode selection is controlled by the CAN-mode bit in the Clock Divider Register (CDR), and the SJA1000T/N,118 resets to BasicCAN mode by default - requiring explicit initialization to enable PeliCAN functionality in the SJA1000T/N,118.

SJA1000T/N,118 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Package/Case:: 28-SOIC (0.295", 7.50mm Width)

Programmable:: Not Verified

Protocol:: CANbus

Function:: Controller

Interface:: Parallel

Standards:: CAN 2.0

Voltage - Supply:: 4.5V ~ 5.5V

Current - Supply:: 15mA

Operating Temperature:: -40°C ~ 125°C

Supplier Device Package:: 28-SO

Grade:: -

Qualification:: -

SJA1000T/N,118 FAQ

1.How can I place an order for SJA1000T/N,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for SJA1000T/N,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SJA1000T/N,118 reliable?

The price and inventory of SJA1000T/N,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SJA1000T/N,118 is usually 5 days.

3.What payment methods are accepted for SJA1000T/N,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SJA1000T/N,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SJA1000T/N,118?

SJA1000T/N,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SJA1000T/N,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SJA1000T/N,118?

For technical support, including SJA1000T/N,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SJA1000T/N,118 requirements.

6.How does Aetrix verify that SJA1000T/N,118 is sourced from the original manufacturer or authorized distributors?

All SJA1000T/N,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SJA1000T/N,118 meets industry standards.

7.What is the process for return or replacement of SJA1000T/N,118?

All SJA1000T/N,118 units undergo pre-shipment inspection (PSI). If there is an issue with SJA1000T/N,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SJA1000T/N,118 part is unused and in its original packaging.

Return procedure for SJA1000T/N,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…