My Inquiry
My Account
NXP Semiconductors SJA1105SELY
- Part No.:
- SJA1105SELY
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 159-LFBGA
- Datasheet:
-
SJA1105SELY.pdf
- Description:
- IC ETHERNET SWITCH SPI 159LFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,611
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SJA1105SELY from NXP Semiconductors is a 5-port automotive Ethernet switch IC supporting IEEE 802.1Q VLANs, IEEE 802.1AS timestamping, and IEEE 802.1Qav AVB traffic shaping. It operates across 10/100/1000 Mbit/s via RGMII/SGMII, features independent 1.2 V core and selectable 1.8/2.5/3.3 V I/O domains, and is qualified to AEC-Q100 Grade 2 (−40 °C to +105 °C) for in-vehicle networking.
For engineers reviewing the SJA1105SELY datasheet, SJA1105SELY pinout, SJA1105SELY application, or SJA1105SELY equivalent, key selection criteria include hardware-accelerated AVB timing compliance, credit-based shaper allocation per port/priority, SPI host interface, LFBGA159 package footprint, and automotive-grade thermal and reliability validation.
Technical Context
The SJA1105SELY implements a store-and-forward switching architecture with dedicated hardware acceleration for IEEE 1588v2 one-step sync forwarding and IEEE 802.1Qav credit-based traffic shaping-enabling deterministic latency for time-sensitive automotive audio/video streams. It supports up to 16 shapers allocated freely across priority queues on any of its five ports.
Its interface flexibility includes MII/RMII (10/100 Mbit/s), RGMII (10/100/1000 Mbit/s with internal delay), and SGMII (10/100/1000 Mbit/s), all with programmable drive strength and independent I/O voltage domains (1.8/2.5/3.3 V). The 1.2 V core domain ensures power efficiency while maintaining full Gigabit throughput capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Port count | 5-port switch with individual per-port speed configuration (10/100 or 10/100/1000 Mbit/s) |
| VLAN support | 4096 IEEE 802.1Q VLANs with tag insertion/stripping and filtering |
| AVB acceleration | Hardware IEEE 802.1AS timestamping and 16 credit-based shapers per port/priority |
| Interface types | MII/RMII, RGMII (with internal delay), SGMII, and SPI host control interface |
| Operating temperature | AEC-Q100 Grade 2: −40 °C to +105 °C ambient, validated for automotive cabin environments |
| Core voltage | 1.2 V core supply; I/O domains independently configurable at 1.8 V, 2.5 V, or 3.3 V |
| Package | LFBGA159 (12 mm × 12 mm, 0.8 mm pitch), RoHS-compliant |
Pinout & Package
LFBGA159 (12 mm × 12 mm, 0.8 mm ball pitch) package with 159 solder balls; designed for high-density automotive PCB layouts and thermal reliability under extended temperature cycling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO_1–VDDIO_5 | I/O power supply banks | Independent 1.8/2.5/3.3 V domains per port group; enables mixed-voltage PHY interfacing |
| VDDCORE | Core logic supply | 1.2 V regulated input; powers switch fabric, AVB timers, and packet processing engine |
| REFCLK_IN / REFCLK_OUT | 25 MHz clock interface | Accepts crystal or AC-coupled single-ended 25 MHz reference; outputs synchronized 25 MHz for cascading |
| SPI_CS / SPI_CLK / SPI_MOSI / SPI_MISO | Host configuration interface | Quad-wire SPI for runtime register access, table loading, and dynamic reconfiguration |
| SYNC_OUT | Cascading synchronization | Output signal aligning timestamp counters across multiple SJA1105 devices in daisy-chain topologies |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588v2 one-step sync forwarding | Hardware timestamp insertion in egress path eliminates software stack latency for precise PTP alignment |
| Per-port credit-based shapers | 16 shapers assignable to any priority queue on any port-enabling granular SR Class A/B/C bandwidth reservation |
| RGMII internal delay | Eliminates need for external delay components when interfacing with Gigabit PHYs or processors |
| AEC-Q100 Grade 2 qualification | Validated for automotive cabin use including thermal shock, humidity, and vibration stress testing |
| Programmable drive strength | Adjustable output drive on MII/RMII/RGMII pins to optimize signal integrity across varying trace lengths and loads |
Applications
| In-Vehicle Audio/Video Bridging (AVB) | Automotive Domain Controller Networking |
|---|---|
Use Scenario: Real-time transmission of uncompressed audio streams between head unit, amplifier, and seat speakers in premium vehicles. IC Role / Device Role / Timing Role: AVB-aware Ethernet switch providing hardware timestamping, credit-based shaping, and PTP forwarding for sub-50 µs latency jitter. Use Value: Enables deterministic Class A (≤2 ms) and Class B (≤50 ms) stream delivery without CPU intervention or software timing overhead. | Use Scenario: Interconnecting ADAS camera, radar, and infotainment ECUs over a centralized switched Ethernet backbone. IC Role / Device Role / Timing Role: High-reliability 5-port switch with VLAN isolation, statistics monitoring, and AEC-Q100 validated operation in harsh under-hood environments. Use Value: Supports secure, low-latency communication with per-port QoS and dropped-frame visibility for functional safety diagnostics. |
| Automotive Time-Sensitive Networking (TSN) | Industrial Vehicle Control Networks |
Use Scenario: Synchronizing motion control signals across brake-by-wire, steer-by-wire, and suspension ECUs using IEEE 802.1AS time distribution. IC Role / Device Role / Timing Role: Hardware-accelerated TSN endpoint enabling one-step PTP sync forwarding and bounded latency via credit shapers. Use Value: Achieves <100 ns timestamp accuracy and guaranteed bandwidth for safety-critical control loops. | Use Scenario: Robust Ethernet backbone for construction, agricultural, and mining vehicles requiring long cable runs and EMI resilience. IC Role / Device Role / Timing Role: Automotive-grade switch with extended temperature range, JTAG debug, and buffer load statistics for field-deployed diagnostics. Use Value: Delivers stable 1000BASE-T connectivity with fault detection and thermal margin for unattended operation in extreme ambient conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive Ethernet switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SJA1105PEL | Same LFBGA159 package and pinout; lacks SGMII support and has reduced AVB feature set (no IEEE 802.1AS timestamping) | Targeted at cost-sensitive 10/100 Mbit/s-only automotive networks without TSN requirements | Select SJA1105PEL only if SGMII, IEEE 802.1AS, or full credit-based shaping is not required. |
| Marvell 88Q5050 | Supports 10/100/1000 Mbit/s and AVB, but uses different register map, no AEC-Q100 Grade 2 qualification, and requires external PHY for RGMII | Used in commercial telematics and infotainment gateways where automotive qualification is not mandatory | Choose Marvell 88Q5050 only for non-automotive or lab-validation environments where AEC-Q100 compliance is waived. |
Compared with SJA1105PEL and Marvell 88Q5050, the SJA1105SELY uniquely combines AEC-Q100 Grade 2 qualification, integrated SGMII, hardware IEEE 802.1AS timestamping, and 16 fully allocatable credit shapers-making it the only option for production automotive TSN deployments requiring end-to-end timing determinism and safety certification.
Availability
SJA1105SELY is available at Aetrix Electronics and suitable for automotive domain controllers, in-vehicle AVB audio systems, TSN-based brake/steer-by-wire networks, and industrial vehicle control systems requiring stable component supply across extended product lifecycles.
Supply support for SJA1105SELY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in automotive Ethernet and secure microcontrollers.
The SJA1105SELY belongs to NXP's automotive Ethernet switch family, engineered specifically for deterministic, safety-aware in-vehicle networks supporting AVB, TSN, and ISO 26262-aligned system architectures.
FAQ
What Ethernet speeds does the SJA1105SELY support per port?
The SJA1105SELY supports 10/100 Mbit/s on MII/RMII interfaces and 10/100/1000 Mbit/s on RGMII and SGMII interfaces. Each of its five ports can be individually configured for speed and interface mode, enabling mixed-speed topologies-for example, connecting legacy 100BASE-TX sensors via MII while linking a Gigabit-capable ADAS processor via RGMII. This flexibility is implemented in hardware without firmware overhead.
Does the SJA1105SELY support IEEE 1588 Precision Time Protocol (PTP)?
Yes, the SJA1105SELY provides hardware-accelerated IEEE 1588v2 one-step sync forwarding. It inserts precise timestamps directly into PTP sync messages at the egress port, eliminating software-induced jitter. This capability is integral to the SJA1105SELY's role in time-sensitive automotive networks and is validated under AEC-Q100 Grade 2 operating conditions.
Is the SJA1105SELY pin-compatible with other members of the SJA1105 family?
Yes, the SJA1105SELY is pin-compatible with SJA1105PEL, SJA1105QEL, and SJA1105REL in the LFBGA159 package (SOT1427-1). This allows hardware reuse across variants-for instance, upgrading from SJA1105PEL to SJA1105SELY for added SGMII and IEEE 802.1AS support without PCB redesign. Pin compatibility is explicitly confirmed in NXP's ordering information table.
What clock sources does the SJA1105SELY require?
The SJA1105SELY requires a 25 MHz system clock input, which may be supplied by either a crystal oscillator or an AC-coupled single-ended clock source. It also provides a 25 MHz reference clock output (REFCLK_OUT) for synchronizing cascaded switches or external PHYs-critical for maintaining phase coherence in multi-switch AVB/TSN networks.
How is the SJA1105SELY configured during operation?
The SJA1105SELY is configured via a standard quad-wire SPI interface (SPI_CS, SPI_CLK, SPI_MOSI, SPI_MISO), allowing runtime register access and dynamic table loading-including VLAN, QoS, and shaper configurations. Configuration persists across soft resets, and the SPI interface operates independently of Ethernet traffic-ensuring deterministic control even during full-bandwidth data transfer.
SJA1105SELY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 159-LFBGA
- Programmable:
- Not Verified
- Protocol:
- Ethernet
- Function:
- Switch
- Interface:
- SPI
- Standards:
- IEEE 802.3
- Voltage - Supply:
- 1.65V ~ 3.6V
- Current - Supply:
- 3.5mA
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Supplier Device Package:
- 159-LFBGA (12x12)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
SJA1105SELY FAQ
1.How can I place an order for SJA1105SELY through Aetrix?
Please submit a Request for Quotation (RFQ) for SJA1105SELY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SJA1105SELY reliable?
The price and inventory of SJA1105SELY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SJA1105SELY is usually 5 days.
3.What payment methods are accepted for SJA1105SELY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SJA1105SELY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SJA1105SELY?
SJA1105SELY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SJA1105SELY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SJA1105SELY?
For technical support, including SJA1105SELY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SJA1105SELY requirements.
6.How does Aetrix verify that SJA1105SELY is sourced from the original manufacturer or authorized distributors?
All SJA1105SELY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SJA1105SELY meets industry standards.
7.What is the process for return or replacement of SJA1105SELY?
All SJA1105SELY units undergo pre-shipment inspection (PSI). If there is an issue with SJA1105SELY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SJA1105SELY part is unused and in its original packaging.
Return procedure for SJA1105SELY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SJA1105SELY Tags
-
PTN5150AHXMP
NXP Semiconductors
-
USB3740B-AI9-TR
Microchip Technology
-
USB3740B-AI2-TR
Microchip Technology
-
USB3300-EZK-TR
Microchip Technology
-
USB3300-EZK
Microchip Technology
-
FUSB340TMX
onsemi
-
FUSB302BMPX
onsemi
-
DP83826IRHBR
Texas Instruments
-
MCP2518FDT-E/QBB
Microchip Technology
-
FUSB302MPX
onsemi
-
MCP2518FDT-E/SL
Microchip Technology
-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
