Skyworks Solutions Inc. SKY12406-360LF
- Part No.:
- SKY12406-360LF
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Attenuators
- Package:
- 8-VFQFN Exposed Pad
- Datasheet:
-
SKY12406-360LF.pdf
- Description:
- RF ATTENUATOR 12.4DB 50OHM 8QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,793
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SKY12406-360LF from Skyworks Solutions is a GaAs pHEMT one-bit digital attenuator operating from 50 MHz to 600 MHz with 12 dB LSB attenuation, 0.4 dB typical insertion loss, and absorptive 50 Ω design for cellular radio and wireless data gain control circuits.
For engineers reviewing the SKY12406-360LF datasheet, SKY12406-360LF pinout, SKY12406-360LF application, or SKY12406-360LF equivalent, key selection considerations include its 8-pin QFN (2 × 2 mm) package, dual 0/3 V control interface, 12.0 dB nominal attenuation accuracy, and RF port isolation in both states.
Technical Context
The SKY12406-360LF implements a single-pole, single-throw RF switch topology using GaAs pHEMT FETs to achieve state-selectable 50 Ω matched paths. Its logic-controlled VCTL1/VCTL2 inputs determine whether RF1–RF2 operates in low-loss (0.4 dB) or high-attenuation (12.0 dB) mode.
It functions as an absorptive attenuator - dissipating RF energy rather than reflecting it - ensuring stable impedance across both states. The device requires external 560 pF blocking and bypass capacitors for proper DC biasing and RF grounding at CBP (Pin 4) and signal lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 50–600 MHz: fully specified performance across entire band without derating. |
| Attenuation (LSB) | 12.0 dB typical: precise 12 dB step enables accurate gain leveling in WLL and cellular front-ends. |
| Insertion Loss | 0.4 dB typical: minimal signal degradation in pass-through state preserves system noise figure. |
| Return Loss | 20 dB typical: ensures ≥99% power transfer and stable 50 Ω match in both states. |
| Control Voltage | 0 V / 3 V logic: compatible with standard CMOS/TTL drivers without level-shifting circuitry. |
| IIP3 | +46 dBm @ 50 MHz: supports high-linearity operation in multi-tone wireless transceivers. |
| Package | 8-pin QFN, 2 × 2 mm, exposed pad: enables compact RF layout and efficient thermal dissipation. |
Pinout & Package
The SKY12406-360LF is housed in an 8-pin, 2 × 2 mm plastic Quad Flat No-Lead (QFN) package with exposed thermal pad (MSL1, 260 °C reflow compatible). Pin numbering follows top-view orientation per Figure 2 of the datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (RF1) | RF input port | Primary RF signal entry point; requires external DC blocking capacitor. |
| Pin 2 (GND) | Ground | Signal ground connection; must be tied to low-inductance PCB ground plane. |
| Pin 3 (VCTL1) | Logic control input | Active-high enable for attenuation state (3 V = attenuation, 0 V = insertion loss). |
| Pin 4 (CBP) | RF ground reference | AC-coupled RF ground terminal; requires 560 pF capacitor to system ground. |
| Pin 5 (GND) | Ground | Additional ground connection for mechanical stability and return path integrity. |
| Pin 6 (VCTL2) | Logic control input | Active-high enable for insertion loss state (3 V = insertion loss, 0 V = attenuation). |
| Pin 7 (GND) | Ground | Third ground terminal supporting low-impedance RF return path. |
| Pin 8 (RF2) | RF output port | RF signal exit point; requires external DC blocking capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Absorptive 50 Ω architecture | Eliminates reflected power in both states, preventing VSWR-related instability in cascaded RF stages. |
| High bit accuracy (±0.4 dB) | Ensures predictable 12 dB attenuation step across temperature and frequency for reliable gain calibration. |
| Low intermodulation distortion | IIP3 ≥ +44 dBm enables use in multi-carrier LTE/WiMAX transmitters without spectral regrowth. |
| Positive-only voltage control | 0/3 V logic eliminates need for negative supplies or complex bias networks in baseband controller interfaces. |
| Exposed-pad QFN thermal design | Enables direct thermal coupling to PCB copper, sustaining +27 dBm RF input at 600 MHz without derating. |
Applications
| Cellular Radio Transceivers | Wireless Data Modems |
|---|---|
Use Scenario: Dynamic transmit power control in 3G/4G LTE handset power amplifiers. IC Role / Device Role / Timing Role: One-bit RF attenuator placed between PA driver and final stage to adjust output power in 12 dB steps. Use Value: Maintains EVM compliance while reducing PA current draw during low-power transmission modes. | Use Scenario: Gain stabilization in WiMAX CPE uplink signal chains under varying channel conditions. IC Role / Device Role / Timing Role: Programmable attenuator in IF or RF path to compensate for variable LNA gain and cable loss. Use Value: Enables consistent ADC input levels across 50–600 MHz bandwidth without manual recalibration. |
| Fixed Wireless Access (WLL) | ISM Band IoT Gateways |
Use Scenario: Uplink power management in point-to-multipoint WLL base stations serving multiple subscriber units. IC Role / Device Role / Timing Role: Digital attenuator in transmit beamforming combiner network to equalize path gains. Use Value: Achieves ≤0.5 dB amplitude matching across antenna elements for precise spatial nulling. | Use Scenario: Adaptive sensitivity control in 915 MHz LoRaWAN gateways handling bursty sensor traffic. IC Role / Device Role / Timing Role: Attenuator inserted before receiver LNA to prevent saturation during strong adjacent-channel interference. Use Value: Extends dynamic range by 12 dB without degrading noise figure due to absorptive termination. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar one-bit digital attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Qorvo QM11028 | 12 dB LSB, 0.5 dB IL, 50–4000 MHz range; requires dual ±2.5 V control. | Broadband coverage supports 5G NR n77/n78 bands; not optimized for sub-1 GHz WLL linearity. | Select when wideband operation beyond 600 MHz is required and bipolar control is available. |
| Analog Devices HMC624LP4E | 12 dB LSB, 0.6 dB IL, 0.1–6.0 GHz; 16-pin QFN, 4 × 4 mm; 0/5 V control. | Larger footprint and higher control voltage limit integration in space-constrained cellular modules. | Prefer for lab-grade test equipment where broadband flatness outweighs size constraints. |
Compared with QM11028 and HMC624LP4E, the SKY12406-360LF offers superior sub-600 MHz linearity (IIP3 +46 dBm), smallest footprint (2 × 2 mm), and lowest control voltage compatibility (0/3 V), making it optimal for cost-sensitive, high-volume cellular and WLL designs.
Availability
SKY12406-360LF is available at Aetrix Electronics and suitable for cellular radio transceivers, wireless data modems, and fixed wireless access (WLL) systems requiring stable component supply and MSL1-compliant packaging for lead-free reflow assembly.
Supply support for SKY12406-360LF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, and infrastructure connectivity solutions with over 30 years of GaAs process expertise.
The SKY12406-360LF belongs to Skyworks' high-performance RF attenuator product line, engineered specifically for commercial wireless infrastructure and handheld devices demanding precision gain control, small size, and robust RF matching.
FAQ
What is the operating frequency range of the SKY12406-360LF?
The SKY12406-360LF operates from 50 MHz to 600 MHz with guaranteed electrical specifications across this full band, including 12.0 dB attenuation, 0.4 dB insertion loss, and 20 dB return loss. Performance remains stable without derating up to 600 MHz, making it suitable for legacy cellular, WLL, and ISM-band applications.
Does the SKY12406-360LF require external passive components to function?
Yes, the SKY12406-360LF requires two external 560 pF capacitors: one as a DC blocking capacitor on RF1 (Pin 1) and RF2 (Pin 8), and another as a bypass capacitor (CBP) on Pin 4 connected to ground. These are mandatory for proper RF grounding and DC bias isolation per the datasheet's evaluation board configuration.
What is the meaning of "absorptive" in the SKY12406-360LF datasheet?
"Absorptive" means the SKY12406-360LF terminates unused RF energy into an internal 50 Ω load rather than reflecting it. This ensures stable 50 Ω impedance in both insertion loss and attenuation states, preventing VSWR-induced oscillations or gain ripple in sensitive RF stages like LNAs or PAs.
Can the SKY12406-360LF be used with 0/5 V logic control signals?
No - the SKY12406-360LF is specified only for 0/3 V control logic (VCTL_L ≤ 0.2 V, VCTL_H ≥ 2.7 V). Applying 5 V may exceed absolute maximum ratings and damage the control inputs. Interface with 5 V systems requires level-shifting circuitry or a compatible 3 V microcontroller GPIO.
Is the SKY12406-360LF pin-compatible with other Skyworks attenuators like SKY12407-360LF?
No - the SKY12406-360LF has a unique 8-pin QFN pinout defined in Table 1 of its datasheet. The SKY12407-360LF is a different part (two-bit attenuator) with distinct pin assignments and control logic; no pin-to-pin or functional compatibility exists between them.
SKY12406-360LF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Package/Case:
- 8-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Attenuation Value:
- 12.4dB
- Frequency Range:
- 50 MHz ~ 600 MHz
- Power (Watts):
- -
- Impedance:
- 50 Ohms
- Grade:
- -
- Qualification:
- -
SKY12406-360LF FAQ
1.How can I place an order for SKY12406-360LF through Aetrix?
Please submit a Request for Quotation (RFQ) for SKY12406-360LF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SKY12406-360LF reliable?
The price and inventory of SKY12406-360LF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SKY12406-360LF is usually 5 days.
3.What payment methods are accepted for SKY12406-360LF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SKY12406-360LF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SKY12406-360LF?
SKY12406-360LF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SKY12406-360LF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SKY12406-360LF?
For technical support, including SKY12406-360LF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SKY12406-360LF requirements.
6.How does Aetrix verify that SKY12406-360LF is sourced from the original manufacturer or authorized distributors?
All SKY12406-360LF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SKY12406-360LF meets industry standards.
7.What is the process for return or replacement of SKY12406-360LF?
All SKY12406-360LF units undergo pre-shipment inspection (PSI). If there is an issue with SKY12406-360LF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SKY12406-360LF part is unused and in its original packaging.
Return procedure for SKY12406-360LF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SKY12406-360LF Tags

-
PAT0510S-C-3DB-T10
Susumu

-
PAT0510S-C-10DB-T10
Susumu

-
PAT0510S-C-2DB-T10
Susumu

-
PAT1220-C-10DB-T5
Susumu

-
PAT1220-C-6DB-T5
Susumu

-
PAT1220-C-0DB-T5
Susumu

-
PAT1220-C-3DB-T5
Susumu

-
PAT1220-C-5DB-T5
Susumu

-
PAT1220-C-8DB-T5
Susumu

-
MAADSS0008TR-3000
MACOM Technology Solutions

-
MAATSS0018TR-3000
MACOM Technology Solutions

-
PE43205B-Z
pSemi
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
