Skyworks Solutions Inc. SKY13354-368LF
- Part No.:
- SKY13354-368LF
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- RF Switches
- Package:
- 12-UFQFN Exposed Pad
- Datasheet:
-
SKY13354-368LF.pdf
- Description:
- IC RF SWITCH SPDT 3GHZ 12QFN
- Quantity:
- Payment:

- Shipping:

Inventory:20,973
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SKY13354-368LF from Skyworks Solutions is a pHEMT GaAs dual SPDT crossed RF switch designed for cellular infrastructure band switching, supporting 0.1–3.0 GHz operation with 0.55 dB typical insertion loss (2.0–3.0 GHz), 32 dB max isolation, and +33 dBm P0.2dB at 5.0 V control voltage. It enables balanced RF filter switching in macro base station transceivers.
For engineers reviewing the SKY13354-368LF datasheet, SKY13354-368LF pinout, SKY13354-368LF application, or SKY13354-368LF equivalent, key selection criteria include broadband isolation performance across 3 GHz, dual-control logic compatibility with 1.6–5.0 V CMOS/TTL levels, QFN-12 package thermal and RF layout constraints, and DC blocking requirements on all six RF ports.
Technical Context
The SKY13354-368LF implements two independent SPDT switches in a crossed configuration: RFCA connects to either RF1A or RF2A, while RFCB connects to either RF1B or RF2B-enabling simultaneous antenna path routing for MIMO or diversity architectures. Control logic uses two discrete voltage inputs (V1/V2) with defined "1" (+1.6–5.0 V) and "0" (0–+0.2 V) states per Table 5.
It operates as a reflective short on isolated RF ports and requires external DC blocking capacitors on all six RF terminals (RF1A, RF1B, RF2A, RF2B, RFCA, RFCB). The device is specified from –40 °C to +85 °C ambient, with MSL1 rating for 260 °C reflow compatibility and 5 μA max control current draw.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 0.1–3.0 GHz - supports LTE Bands 13–25, WCDMA, and legacy 2G/3G infrastructure front-ends without retuning. |
| Insertion Loss | 0.55 dB typical (2.0–3.0 GHz) - minimizes signal attenuation in high-gain transmit paths, preserving EVM and ACLR. |
| Isolation | 32 dB maximum (2.0–3.0 GHz) - prevents inter-band coupling between adjacent filters or antenna branches. |
| P0.2dB | +33 dBm at VCTL = 5.0 V - sustains linear operation under high-power PA output conditions common in macro base stations. |
| Control Voltage | 1.6–5.0 V logic-compatible - interfaces directly with FPGA GPIOs or ASIC control buses without level-shifting. |
| Switching Speed | 40 ns (50% VCTL to 90/10% RF) - enables fast TDD frame switching and dynamic band reconfiguration. |
| Package | 12-pin QFN, 2 × 2 mm, exposed thermal pad - provides low-inductance ground path and compact footprint for dense RF modules. |
Pinout & Package
SKY13354-368LF uses a 2 × 2 mm, 12-pin QFN package with exposed thermal paddle (JEDEC MO-220, MSL1, 260 °C reflow compatible). The bottom paddle must be soldered to a solid ground plane via multiple vias for thermal and RF performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RF1B) | RF output port 1B | DC-blocked path for switched antenna branch; reflective short when isolated. |
| 2 (N/C) | No connection | Internally unconnected; may be grounded for mechanical stability without electrical impact. |
| 3 (RF2A) | RF output port 2A | DC-blocked path for alternate filter bank; used with RFCA in crossed switching mode. |
| 4 (RF2B) | RF output port 2B | DC-blocked path for second antenna branch; paired with RFCB in cross-switch topology. |
| 5 (V1) | Control voltage input 1 | Logic input defining RFCA routing state (RF1A or RF2A); 0–0.2 V = "0", 1.6–5.0 V = "1". |
| 6 (N/C) | No connection | Internally unconnected; may be grounded for mechanical stability without electrical impact. |
| 7 (RF1A) | RF output port 1A | DC-blocked path for primary filter bank; used with RFCA in default crossed state. |
| 8 (V2) | Control voltage input 2 | Logic input defining RFCB routing state (RF1B or RF2B); complements V1 for full path selection. |
| 9 (N/C) | No connection | Internally unconnected; may be grounded for mechanical stability without electrical impact. |
| 10 (RFCA) | RF common port A (antenna) | Primary antenna interface requiring DC blocking; connects to RF1A/RF2A based on V1 logic. |
| 11 (N/C) | No connection | Internally unconnected; may be grounded for mechanical stability without electrical impact. |
| 12 (RFCB) | RF common port B (antenna) | Secondary antenna interface requiring DC blocking; connects to RF1B/RF2B based on V2 logic. |
Key Features
| Feature | Design Value |
|---|---|
| Dual SPDT crossed topology | Enables simultaneous, correlated switching of two antenna paths-critical for TDD-LTE MIMO calibration and filter bank selection. |
| Ultra-miniature 2 × 2 mm QFN | Reduces PCB area by >40% vs. legacy SOIC or larger QFN switches, enabling higher integration in remote radio units (RRUs). |
| 1.6–5.0 V positive control | Eliminates need for negative bias or level shifters-direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V digital controllers. |
| High linearity (+33 dBm P0.2dB) | Supports high-output power amplifiers without compression-induced distortion in multi-carrier LTE deployments. |
| Reflective short isolation | Minimizes external termination complexity-no 50 Ω resistors required on isolated ports, reducing BOM count and board space. |
Applications
| Macro Base Station Transceivers | Active Antenna Systems (AAS) |
|---|---|
|
Use Scenario: Band-selective RF path routing in 4T4R or 8T8R LTE-A base station radios with dual-polarized antennas. IC Role / Device Role / Timing Role: Dual SPDT crossed switch managing simultaneous Tx/Rx path selection between shared antenna arrays and multi-band filter banks. Use Value: Enables dynamic band reconfiguration without mechanical relays-reducing latency to <40 ns and eliminating wear-out mechanisms. |
Use Scenario: Calibration loop switching in active antenna units with integrated beamforming ICs and distributed RF front-ends. IC Role / Device Role / Timing Role: High-isolation RF path selector routing test signals between TRX chains and calibration couplers during factory alignment. Use Value: 32 dB isolation prevents crosstalk between calibration paths, ensuring accurate S-parameter measurement of individual antenna elements. |
| MIMO Diversity Switching | Multi-Band Small Cell Radios |
|
Use Scenario: Dynamic antenna port switching in indoor/outdoor small cells supporting Band 40 (2.3 GHz) and Band 41 (2.5 GHz) concurrently. IC Role / Device Role / Timing Role: Crossed switch providing matched insertion loss (<0.65 dB) and return loss (>22 dB) across both bands for diversity gain optimization. Use Value: Maintains consistent group delay and amplitude balance between diversity branches-preserving spatial correlation metrics for RSRP/RSRQ reporting. |
Use Scenario: Frequency-agile front-end in 5G NR small cells covering n41 (2.5 GHz), n77 (3.7 GHz), and n78 (3.5 GHz) using shared antenna resources. IC Role / Device Role / Timing Role: Broadband SPDT switch enabling rapid band switching (<40 ns) between wideband filters and PA/Duplexer paths. Use Value: 0.1–3.0 GHz coverage eliminates need for multiple narrowband switches-reducing component count and insertion loss stacking in compact form factors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPDT RF switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Qorvo QM11025 | 0.7–3.8 GHz range; 0.7 dB IL (2.5 GHz); requires 1.2–3.6 V control; 16-pin QFN (3 × 3 mm) | Broader upper-frequency support but larger footprint and higher insertion loss above 2.5 GHz | Preferred for 3.5 GHz NR deployments where SKY13354-368LF's 3.0 GHz limit is insufficient |
| Infineon BGU7005 | 0.1–2.7 GHz range; 0.45 dB IL (2.1 GHz); 1.1–3.6 V control; 10-pin QFN (1.5 × 1.5 mm) | Smaller package and lower IL below 2.1 GHz, but no support for 2.6/3.0 GHz LTE bands | Optimized for cost-sensitive 2G/3G/early LTE small cells where 3.0 GHz operation is not required |
Compared with QM11025 and BGU7005, the SKY13354-368LF delivers superior isolation (32 dB) and higher P0.2dB (+33 dBm) within its 3.0 GHz bandwidth-making it optimal for high-power macro infrastructure where linearity and inter-band rejection are critical.
Availability
SKY13354-368LF is available at Aetrix Electronics and suitable for macro base station transceivers, active antenna systems, and MIMO diversity switching requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for telecom infrastructure programs.
Supply support for SKY13354-368LF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in high-performance analog semiconductors for wireless communications, delivering RF front-end solutions for mobile, infrastructure, and automotive markets.
The SKY13354-368LF belongs to Skyworks' high-linearity GaAs pHEMT switch portfolio, engineered specifically for cellular infrastructure applications demanding broadband performance, high isolation, and robust power handling in compact packages.
FAQ
What is the absolute maximum RF input power rating for the SKY13354-368LF?
The SKY13354-368LF has an absolute maximum RF input power rating of +30 dBm, as specified in Table 2 of the datasheet. Exceeding this level-even momentarily-may cause permanent damage. For reliable operation, design margins should maintain peak input power ≤ +27 dBm under worst-case modulation and temperature conditions. The SKY13354-368LF's P0.2dB reaches +33 dBm at 5.0 V control, confirming headroom below the absolute limit.
Does the SKY13354-368LF require external DC blocking capacitors on all RF ports?
Yes, the SKY13354-368LF requires external DC blocking capacitors on all six RF ports (RF1A, RF1B, RF2A, RF2B, RFCA, RFCB) for proper operation, as explicitly stated in the Description section and Table 1. This is mandatory because internal DC paths would otherwise disrupt biasing of connected components such as PAs, LNAs, or filters. The SKY13354-368LF itself contains no internal blocking capacitors.
What is the recommended minimum clearance around the exposed thermal pad of the SKY13354-368LF?
The SKY13354-368LF's exposed thermal pad must be connected to a solid ground plane using ≥4 thermal vias (0.3 mm diameter, spaced ≤0.8 mm apart) beneath the pad, per Figure 13 and Skyworks Application Note AN-1003. Minimum solder mask clearance is 0.05 mm beyond pad edges. Inadequate grounding increases junction temperature and degrades P0.2dB and isolation-verified in Figure 8's thermal derating curves for the SKY13354-368LF.
Can the SKY13354-368LF operate with only one control voltage applied (e.g., V1 = 2.7 V, V2 = 0 V)?
Yes-the SKY13354-368LF truth table (Table 5) defines two valid operating states: (V1=1, V2=0) routes RFCA→RF1A and RFCB→RF1B; (V1=0, V2=1) routes RFCA→RF2A and RFCB→RF2B. Any other combination-including floating, mismatched, or intermediate voltages-places the device in an undefined state. While undefined states won't damage the SKY13354-368LF, they yield unpredictable RF path connectivity and degraded isolation.
Is the SKY13354-368LF pin-compatible with earlier Skyworks dual SPDT switches like SKY13353-368LF?
No, the SKY13354-368LF is not pin-compatible with SKY13353-368LF. Although both are 12-pin QFN dual SPDT switches, their pin assignments differ significantly: SKY13354-368LF places V1 at Pin 5 and V2 at Pin 11, whereas SKY13353-368LF assigns V1 to Pin 11 and V2 to Pin 5, and swaps several RF port locations. PCB layout reuse is not possible without redesign. This distinction is confirmed by comparing Figures 2 and 10 in their respective datasheets.
SKY13354-368LF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 12-UFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- RF Type:
- -
- Topology:
- Reflective
- Circuit:
- SPDT
- Frequency Range:
- 100MHz ~ 3GHz
- Isolation:
- 32dB
- Insertion Loss:
- 0.55dB
- Test Frequency:
- 2GHz
- P1dB:
- -
- IIP3:
- 55dBm
- Features:
- -
- Impedance:
- 50Ohm
- Voltage - Supply:
- 3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-QFN (2x2)
SKY13354-368LF FAQ
1.How can I place an order for SKY13354-368LF through Aetrix?
Please submit a Request for Quotation (RFQ) for SKY13354-368LF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SKY13354-368LF reliable?
The price and inventory of SKY13354-368LF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SKY13354-368LF is usually 5 days.
3.What payment methods are accepted for SKY13354-368LF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SKY13354-368LF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SKY13354-368LF?
SKY13354-368LF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SKY13354-368LF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SKY13354-368LF?
For technical support, including SKY13354-368LF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SKY13354-368LF requirements.
6.How does Aetrix verify that SKY13354-368LF is sourced from the original manufacturer or authorized distributors?
All SKY13354-368LF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SKY13354-368LF meets industry standards.
7.What is the process for return or replacement of SKY13354-368LF?
All SKY13354-368LF units undergo pre-shipment inspection (PSI). If there is an issue with SKY13354-368LF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SKY13354-368LF part is unused and in its original packaging.
Return procedure for SKY13354-368LF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SKY13354-368LF Tags

-
BGS13SN8E6327XTSA1
Infineon Technologies

-
BGS12WN6E6327XTSA1
Infineon Technologies

-
BGS12P2L6E6327XTSA1
Infineon Technologies

-
BGS12PN10E6327XTSA1
Infineon Technologies

-
NJG1801K75-TE1
Nisshinbo Micro Devices Inc.

-
BGS14PN10E6327XTSA1
Infineon Technologies

-
SKY13348-374LF
Skyworks Solutions Inc.

-
4259-63
pSemi

-
PE42421SCAA-Z
pSemi

-
AS179-92LF
Skyworks Solutions Inc.

-
SKY13351-378LF
Skyworks Solutions Inc.

-
AS215-92LF
Skyworks Solutions Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

