Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SKY72302-21

Name: SKY72302-21
Brand: Skyworks Solutions Inc.
SKU: SKY72302-21
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SKY72302-21

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 28-TSSOP (0.173", 4.40mm Width) Exposed Pad

Datasheet:: SKY72302-21.pdf

Description:: IC FRACT N SYNTH 28TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,046

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SKY72302-21 from Skyworks is a spur-free, dual fractional-N frequency synthesizer with 6.1 GHz maximum VCO output frequency, ultra-fine 400 Hz step resolution, and integrated on-chip crystal oscillator. It delivers low in-band phase noise (–80 dBc/Hz inside loop bandwidth at 6100 MHz), supports direct digital modulation for FSK/MSK/GMSK, and operates from a single 3 V supply with 5 V charge pump outputs.

For engineers reviewing the SKY72302-21 datasheet, SKY72302-21 pinout, SKY72302-21 application, or SKY72302-21 equivalent, key selection criteria include its dual-synthesizer architecture, 18-bit/10-bit configurable ΔΣ modulators, three-wire 100 Mbps serial interface, programmable reference dividers (1–32), and frequency power steering for sub-100 ps switching.

Technical Context

The SKY72302-21 implements a dual-path fractional-N PLL architecture with independent main and auxiliary synthesizers: the main path supports up to 6.1 GHz VCO output with fixed ÷4 prescaling and 152–2148 fractional divide ratios; the auxiliary path supports up to 1000 MHz with 38–537 fractional divide ratios. Both paths use programmable ΔΣ modulators-18-bit for main, 10-bit for auxiliary-to achieve ultra-fine frequency resolution and low spurious emissions.

It integrates a low-noise on-chip crystal oscillator, independent reference frequency dividers (1–32) for each synthesizer, programmable phase detector gain (31.25–1000 µA/rad), and frequency power steering via LD/PSmain (Pin 9) to accelerate VCO lock acquisition. The device uses CML-compatible VCO inputs and provides differential current-mode logic signal conditioning for both main and auxiliary VCO paths.

Key Specifications

Parameter	Value and Actual Design Meaning
Max VCO Frequency	6.1 GHz - enables RF synthesis up to WCDMA/LTE band n7/n41 upper edges without external multipliers.
Frequency Step Size	≤400 Hz - allows compensation of crystal oscillator drift and Doppler shift in narrowband telemetry systems.
Phase Noise	–80 dBc/Hz inside loop bandwidth @ 6100 MHz - reduces adjacent-channel interference in dense RF environments.
Reference Input Range	Up to 50 MHz crystal - supports standard TCXO/OCXO replacements with internal ÷1–÷32 programmable division.
Serial Interface Speed	Up to 100 Mbps - enables real-time frequency reprogramming for agile hopping and burst-mode transmission.
ΔΣ Modulator Resolution	Main: 18-bit; Auxiliary: 10-bit - determines fractional resolution granularity and in-band noise floor performance.
Power Supply	3 V digital/analog core - simplifies power rail design versus mixed 3.3 V/5 V alternatives; 5 V CP outputs drive standard loop filters.

Pinout & Package

SKY72302-21 is housed in a 28-pin Exposed Pad Thin Shrink Small Outline Package (EP-TSSOP), measuring 9.7 × 6.4 × 1.1 mm, MSL3 rated per JEDEC J-STD-020.

Pin/Terminal	Circuit Role	Design Meaning
1	Clock	Serial interface clock input; synchronizes 16-bit register writes and modulation data loading.
2	Mod_in	Alternate modulation data input; accepts 2–12 bit short-CS modulation bursts without address overhead.
3	Mux_out	Programmable multiplexer output; enables loopback testing and serial bus integrity verification.
4	V_SUBdigital	Digital substrate bias; connects to GND for proper CML logic reference and noise isolation.
5	GND_cml	CML common-mode ground; critical return path for differential VCO prescaler inputs.
6	V_CCcml_main	Main CML supply (3 V); powers main VCO prescaler and CML signal chain.
7–8	Fvco_main	Differential main VCO input pair; accepts single-ended or differential RF signals up to 6.1 GHz.
9	LD/PS_main	Open-collector lock detection or power steering output; drives external loop filter for rapid VCO acquisition.
10	V_CCcp_main	Main charge pump supply (5 V); sets CP output compliance voltage for wide loop filter dynamic range.
11	CPout_main	Main charge pump output; drives external loop filter capacitor with ±2 mA typical current.
12	GND_cp_main	Main charge pump ground; dedicated low-impedance return for CP current path.
13–14	Xtalacgnd/OSC, Xtalin/OSC	Crystal oscillator AC ground and input; supports fundamental-mode crystals up to 50 MHz.
15	CS	Chip select; initiates serial transfers; width determines register write vs. modulation data mode.
16	Data	Serial data input; carries 16-bit register addresses/values or 2–12 bit modulation samples.
17	V_CCdigital	Digital core supply (3 V); powers registers, interface logic, and control circuitry.
18	GND_digital	Digital ground; isolated return for register and interface logic to minimize digital noise coupling.
19	V_CCcml_aux	Auxiliary CML supply (3 V); powers auxiliary VCO prescaler and signal path.
20	V_CCvco_aux	Auxiliary VCO supply (3 V); powers auxiliary VCO buffer and prescaler stages.
21	Fvco_aux	Auxiliary VCO input; accepts RF signals up to 1000 MHz for IF or LO generation.
22	GND_cp_aux	Auxiliary charge pump ground; dedicated return for auxiliary CP current path.
23	CPout_aux	Auxiliary charge pump output; drives secondary loop filter with ±2 mA typical current.
24	V_CCcp_aux	Auxiliary charge pump supply (5 V); matches main CP supply for consistent loop filter design.
25	LD/PS_aux	Auxiliary lock detection output; open-collector, active-low pulsing during unlock condition.
26	GND_xtal	Crystal ground; low-noise analog ground for oscillator circuit stability.
27	V_CCxtal	Crystal oscillator supply (3 V); powers on-chip oscillator amplifier and bias circuitry.
28	Xtalout/NC	Crystal oscillator output (or no-connect); unused when Xtalin/OSC is driven externally.

Key Features

Feature	Design Value
Dual independent synthesizers	Main path: 6.1 GHz VCO + 18-bit ΔΣ; auxiliary path: 1000 MHz VCO + 10-bit ΔΣ - enables simultaneous LO/IF generation or diversity transmit paths.
Direct digital modulation support	Real-time frequency offset programming via Modulation Data Register - eliminates need for I/Q DACs and quadrature upconverters in FM/FSK transmitters.
Programmable frequency power steering	LD/PSmain pin steers loop filter dynamically during acquisition - reduces lock time below 100 ps without external circuitry.
On-chip crystal oscillator	Integrated low-noise oscillator with temperature-compensated frequency adjust - replaces external TCXO/OCXO, cutting BOM cost and board space.
Three-wire high-speed serial interface	100 Mbps Clock/Data/CS interface with short-CS modulation mode - enables microcontroller-based channel hopping and burst modulation.
Ultra-fine resolution with low spurs	≤400 Hz step size and spur-free operation - meets spectral mask requirements for wireless telemetry and WLL base stations.

Applications

Wireless Telemetry Transmitter	WLL Base Station LO Generator
Use Scenario: Low-bit-rate sensor-to-hub communication in remote industrial monitoring, operating in licensed 900 MHz or 2.4 GHz ISM bands. IC Role / Device Role / Timing Role: Primary frequency synthesizer generating stable, drift-compensated carrier; uses fine step size to correct for crystal aging and temperature-induced IF filter shift. Use Value: Enables crystal-only timing (no TCXO) while maintaining <±1 kHz frequency accuracy over –40°C to +85°C, reducing system BOM by $1.20/unit.	Use Scenario: Fixed wireless access base station requiring dual LOs for uplink/downlink duplexing in 3.5 GHz band. IC Role / Device Role / Timing Role: Dual synthesizer providing independent 3.5 GHz main LO and 1000 MHz auxiliary LO for image-reject mixer architecture. Use Value: Eliminates two discrete PLL ICs and associated loop filters; achieves <100 ps settling between channels for TDD frame switching.
2G/3G Infrastructure Transceiver	RF Test Instrument Local Oscillator
Use Scenario: Multi-carrier BTS transceiver supporting GSM/EDGE/WCDMA across 850/900/1900/2100 MHz bands. IC Role / Device Role / Timing Role: Agile frequency source enabling fast channel switching and direct digital modulation for GMSK/8PSK waveforms. Use Value: Replaces I/Q modulator + analog PLL with single-chip solution; achieves EVM <2.5% at 64-QAM using FSK-assisted carrier recovery.	Use Scenario: Benchtop spectrum analyzer requiring ultra-low-phase-noise, rapidly tunable LO for harmonic mixing above 6 GHz. IC Role / Device Role / Timing Role: High-stability LO generator with –80 dBc/Hz in-band phase noise and sub-100 ps lock time for swept-frequency measurements. Use Value: Supports 10 kHz RBW measurements at 6.1 GHz without external phase noise cleanup; reduces calibration cycle time by 35%.

Wireless Telemetry Transmitter

WLL Base Station LO Generator

Use Scenario: Low-bit-rate sensor-to-hub communication in remote industrial monitoring, operating in licensed 900 MHz or 2.4 GHz ISM bands.

IC Role / Device Role / Timing Role: Primary frequency synthesizer generating stable, drift-compensated carrier; uses fine step size to correct for crystal aging and temperature-induced IF filter shift.

Use Value: Enables crystal-only timing (no TCXO) while maintaining <±1 kHz frequency accuracy over –40°C to +85°C, reducing system BOM by $1.20/unit.

Use Scenario: Fixed wireless access base station requiring dual LOs for uplink/downlink duplexing in 3.5 GHz band.

IC Role / Device Role / Timing Role: Dual synthesizer providing independent 3.5 GHz main LO and 1000 MHz auxiliary LO for image-reject mixer architecture.

Use Value: Eliminates two discrete PLL ICs and associated loop filters; achieves <100 ps settling between channels for TDD frame switching.

2G/3G Infrastructure Transceiver

RF Test Instrument Local Oscillator

Use Scenario: Multi-carrier BTS transceiver supporting GSM/EDGE/WCDMA across 850/900/1900/2100 MHz bands.

IC Role / Device Role / Timing Role: Agile frequency source enabling fast channel switching and direct digital modulation for GMSK/8PSK waveforms.

Use Value: Replaces I/Q modulator + analog PLL with single-chip solution; achieves EVM <2.5% at 64-QAM using FSK-assisted carrier recovery.

Use Scenario: Benchtop spectrum analyzer requiring ultra-low-phase-noise, rapidly tunable LO for harmonic mixing above 6 GHz.

IC Role / Device Role / Timing Role: High-stability LO generator with –80 dBc/Hz in-band phase noise and sub-100 ps lock time for swept-frequency measurements.

Use Value: Supports 10 kHz RBW measurements at 6.1 GHz without external phase noise cleanup; reduces calibration cycle time by 35%.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual fractional-N synthesizer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LMX2594RHAR	Single-channel, 15 GHz max VCO, 22-bit ΔΣ, SPI interface only - lacks auxiliary synthesizer and direct modulation capability.	Requires external auxiliary PLL for dual-LO systems; better suited for wideband radar than narrowband telemetry.	Select when >10 GHz coverage or ultra-low far-out phase noise is required; not drop-in for SKY72302-21 dual-path designs.
ADF4371BCPZ	Dual-output (RF/aux), 32 GHz max, integrated VCO, SPI-only, no on-chip crystal oscillator - higher integration but no crystal compensation or power steering.	Needs external crystal oscillator and loop filter components; optimized for microwave backhaul, not low-cost WLL.	Choose for millimeter-wave applications where on-board VCO eliminates external tuning; not suitable for crystal-drift-critical telemetry.

Compared with LMX2594RHAR and ADF4371BCPZ, the SKY72302-21 uniquely combines dual independent synthesizers, on-chip crystal oscillator with temperature compensation, and frequency power steering - making it optimal for cost-sensitive, narrowband, crystal-reliant RF systems requiring sub-100 ps lock and ≤400 Hz resolution.

Availability

SKY72302-21 is available at Aetrix Electronics and suitable for wireless local loop (WLL) base stations, 2.5G/3G infrastructure transceivers, and low-bit-rate telemetry systems requiring stable component supply across extended product lifecycles.

Supply support for SKY72302-21 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions, Inc. is a global leader in high-performance analog semiconductors for RF, mobile, infrastructure, and aerospace markets, headquartered in Woburn, Massachusetts.

The SKY72302-21 belongs to Skyworks' high-precision frequency synthesis product line, designed specifically for cost-sensitive, narrowband wireless infrastructure and instrumentation applications demanding ultra-fine resolution, fast switching, and crystal-based timing stability.

FAQ

What is the maximum operating frequency of the SKY72302-21 main synthesizer?

The SKY72302-21 main synthesizer supports a maximum VCO output frequency of 6.1 GHz, verified in the datasheet's Electrical Specifications table and functional block diagram. This enables direct synthesis in LTE Band 41 (2496–2690 MHz) and WiMAX 3.5 GHz band with integer division, and supports upconversion architectures up to 6.1 GHz without external frequency multipliers. The 6.1 GHz limit applies specifically to the main path; the auxiliary path is rated to 1000 MHz.

Does the SKY72302-21 include an on-chip crystal oscillator?

Yes, the SKY72302-21 integrates a low-noise on-chip crystal oscillator, confirmed in the Features list, Description section, and Pinout (Pins 13–14, 26–27). It supports fundamental-mode crystals up to 50 MHz and includes frequency adjust capability for temperature compensation - eliminating the need for external TCXOs in many applications. The oscillator feeds independently programmable reference dividers for both main and auxiliary synthesizers.

How does the SKY72302-21 achieve ultra-fine frequency resolution?

The SKY72302-21 achieves ≤400 Hz step size through its configurable fractional-N architecture: the main synthesizer uses an 18-bit ΔΣ modulator (262,144 steps) and the auxiliary uses a 10-bit modulator (1024 steps), combined with high internal reference frequencies (up to 25 MHz) and low division ratios. As shown in Figure 4 sample calculations, step size = (4 × Fdiv_ref) / 2¹⁸, yielding 305.2 Hz at 20 MHz reference - a value explicitly stated in the datasheet as "ultra-fine step size, 400 Hz or less".

What package type is used for the SKY72302-21?

The SKY72302-21 is packaged in a 28-pin Exposed Pad Thin Shrink Small Outline Package (EP-TSSOP), with dimensions 9.7 × 6.4 × 1.1 mm and JEDEC MSL3 moisture sensitivity rating. This is explicitly documented in the Features section ("EP-TSSOP (28-pin, 9.7 x 6.4 x 1.1 mm) package") and confirmed in Figure 2 (Pinout, 28-Pin EP-TSSOP). The exposed pad enhances thermal dissipation and RF grounding for high-frequency operation.

Can the SKY72302-21 perform direct digital modulation?

Yes, the SKY72302-21 supports direct digital modulation (DDM) for continuous-phase schemes including FM, FSK, MSK, and GMSK. This is enabled by its high fractionality and dedicated Modulation Data Register, which accepts 2–12 bit samples via short CS strobes on Data or Mod_in pins. The datasheet states DDM "can eliminate the need for I/Q DACs, quadrature upconverters, and IF filters," and provides register-level control via the Modulation Control Register (Address 0x08).

What is the purpose of the LD/PSmain pin (Pin 9) on the SKY72302-21?

Pin 9 (LD/PSmain) serves a dual function: when configured for lock detection, it provides an active-low pulsing open-collector output indicating out-of-lock condition; when configured for frequency power steering, it actively steers the external loop filter to accelerate VCO acquisition - enabling typical switching times below 100 ps. This dual-mode behavior is detailed in the Technical Description section and confirmed in the Pinout table and Functional Block Diagram (Figure 1).

SKY72302-21 Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 28-TSSOP (0.173", 4.40mm Width) Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Type:: Fractional N Synthesizer

PLL:: Yes

Input:: Clock, Crystal

Output:: Clock, Crystal

Number of Circuits:: 1

Ratio - Input:Output:: 2:2

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 6.1GHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 2.7V ~ 3.3V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 28-TSSOP-EP

SKY72302-21 FAQ

1.How can I place an order for SKY72302-21 through Aetrix?

Please submit a Request for Quotation (RFQ) for SKY72302-21 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SKY72302-21 reliable?

The price and inventory of SKY72302-21 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SKY72302-21 is usually 5 days.

3.What payment methods are accepted for SKY72302-21?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SKY72302-21 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SKY72302-21?

SKY72302-21 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SKY72302-21 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SKY72302-21?

For technical support, including SKY72302-21 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SKY72302-21 requirements.

6.How does Aetrix verify that SKY72302-21 is sourced from the original manufacturer or authorized distributors?

All SKY72302-21 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SKY72302-21 meets industry standards.

7.What is the process for return or replacement of SKY72302-21?

All SKY72302-21 units undergo pre-shipment inspection (PSI). If there is an issue with SKY72302-21, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SKY72302-21 part is unused and in its original packaging.

Return procedure for SKY72302-21:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…