Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Circuit Protection > Transient Voltage Suppressors (TVS) > Mixed Technology

onsemi SL05T1

Name: SL05T1
Brand: onsemi
SKU: SL05T1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SL05T1

Manufacturer:: onsemi

Category:: Mixed Technology

Package:: TO-236-3, SC-59, SOT-23-3

Datasheet:: SL05T1.pdf

Description:: TVS DEV DIODE ARRAY 9.8V SOT23-3

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:7,987

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SL05T1 from onsemi is a unidirectional ESD protection diode designed for high-speed I/O lines, featuring 5.0 V working peak reverse voltage (VRWM), <5 pF junction capacitance at 1 MHz, 300 W peak pulse power (8 × 20 µs), and IEC 61000−4−2 Level 4 (±8 kV contact) compliance. It protects USB, HDMI, and Ethernet interfaces in portable computing and peripheral devices.

For engineers reviewing the SL05T1 datasheet, pinout, applications, or equivalent options, key selection criteria include low-capacitance transient clamping, unidirectional surge response, SOT−23 package compatibility with automated assembly, and verified IEC 61000−4−2/−4−4/−5 performance for high-speed signal integrity.

Technical Context

The SL05T1 implements a series-compensated diode architecture to achieve sub-5 pF capacitance-lower than conventional TVS diodes-by leveraging series capacitance cancellation between the surge protection and integrated compensating diode. This enables placement directly on >100 Mbps data lines without signal degradation.

It operates as a unidirectional clamping device: during positive transients, the surge diode avalanches while the compensating diode remains forward-biased; during negative transients, both diodes are reverse-biased, blocking conduction. Bi-directional protection requires two SL05T1 devices in inverse-parallel configuration.

Key Specifications

Parameter	Value and Actual Design Meaning
VRWM	5.0 V - Maximum continuous reverse voltage before leakage exceeds 20 µA; sets upper limit for safe operation on 3.3 V or 5 V I/O rails.
C_J @ 1 MHz	3.5–5.0 pF - Measured at zero bias; ensures minimal signal distortion on USB 2.0, HDMI, and PCIe Gen1 traces.
V_C @ I_PP=1 A	9.8 V - Clamping voltage under 1 A transient; limits downstream IC stress to safe levels during ESD events.
P_PK	300 W - Peak power handling per 8 × 20 µs waveform; supports robust lightning surge immunity per IEC 61000−4−5.
IEC 61000−4−2	±8 kV contact discharge - Validated ESD immunity level; meets industrial and consumer end-equipment requirements.
Package	SOT−23 (CASE 318, STYLE 26) - Surface-mount, 3-pin footprint with NC on Pin 3; optimized for high-density PCB layout and reflow soldering.

Pinout & Package

SOT−23 plastic package with void-free transfer-molded construction, UL 94 V−0 flammability rating, and corrosion-resistant finish suitable for automated assembly. Pin 3 is No Connect (NC).

Pin/Terminal	Circuit Role	Design Meaning
Pin 1	Anode of surge protection diode	Connected to protected I/O line; conducts transient current to ground when reverse voltage exceeds V_BR.
Pin 2	Cathode of surge protection diode / Anode of compensating diode	Internal node linking both diodes; establishes series path enabling low-capacitance clamping behavior.
Pin 3	No Connect (NC)	Internally isolated; must remain unconnected on PCB to avoid parasitic coupling or thermal stress.

Key Features

Feature	Design Value
Series-compensated diode topology	Reduces effective junction capacitance to 3.5–5.0 pF by exploiting series capacitance cancellation-critical for >480 Mbps USB 2.0 signal fidelity.
Unidirectional clamping with 5.0 V VRWM	Enables direct integration on 3.3 V logic I/O without DC loading; blocks reverse leakage below 20 µA at rated voltage.
300 W peak pulse power (8 × 20 µs)	Withstands repeated lightning-surge transients per IEC 61000−4−5 up to 12 A, protecting PHY-level interface circuitry.
IEC 61000−4−2/−4−4/−5 certified	Validated performance across all three major EMC immunity standards-eliminates need for external test validation in final product certification.

Applications

USB 2.0 Data Lines	HDMI TMDS Channels
Use Scenario: Protecting D+ and D− differential pairs in portable USB hubs and OTG adapters against ESD events during cable insertion. IC Role / Device Role / Timing Role: Unidirectional transient voltage suppressor placed within 2 mm of connector, clamping fast-rising ESD pulses before they reach USB transceiver. Use Value: Sub-5 pF capacitance prevents signal rise-time degradation and maintains eye diagram integrity at 480 Mbps.	Use Scenario: Safeguarding HDMI source-side TMDS clock and data channels in set-top boxes and media players exposed to user-handling ESD. IC Role / Device Role / Timing Role: Single-channel ESD clamp on each TMDS lane, referenced to local ground plane with minimal trace inductance. Use Value: ±8 kV contact discharge immunity ensures compliance with HDMI Compliance Test Specification v1.4a Section 7.2.2.
Industrial Ethernet PHY Ports	PCIe Gen1 Reference Clock Lines
Use Scenario: Protecting RJ45 magnetics secondary side in industrial switches where EFT bursts (IEC 61000−4−4) coexist with ESD. IC Role / Device Role / Timing Role: Secondary-side transient suppressor on MDI-X receive pair, coordinated with common-mode choke filtering. Use Value: 300 W peak power rating handles combined ESD + EFT stress without thermal runaway or parameter shift.	Use Scenario: Clamping reference clock inputs (100 MHz) in embedded x86 or ARM-based systems with PCIe root complexes. IC Role / Device Role / Timing Role: Low-capacitance shunt protector on differential REFCLK± lines, placed adjacent to clock buffer input pins. Use Value: 3.5 pF typical capacitance avoids jitter increase beyond PCIe Gen1 specification limit of 1 ps RMS.

USB 2.0 Data Lines

HDMI TMDS Channels

Use Scenario: Protecting D+ and D− differential pairs in portable USB hubs and OTG adapters against ESD events during cable insertion.

IC Role / Device Role / Timing Role: Unidirectional transient voltage suppressor placed within 2 mm of connector, clamping fast-rising ESD pulses before they reach USB transceiver.

Use Value: Sub-5 pF capacitance prevents signal rise-time degradation and maintains eye diagram integrity at 480 Mbps.

Use Scenario: Safeguarding HDMI source-side TMDS clock and data channels in set-top boxes and media players exposed to user-handling ESD.

IC Role / Device Role / Timing Role: Single-channel ESD clamp on each TMDS lane, referenced to local ground plane with minimal trace inductance.

Use Value: ±8 kV contact discharge immunity ensures compliance with HDMI Compliance Test Specification v1.4a Section 7.2.2.

Industrial Ethernet PHY Ports

PCIe Gen1 Reference Clock Lines

Use Scenario: Protecting RJ45 magnetics secondary side in industrial switches where EFT bursts (IEC 61000−4−4) coexist with ESD.

IC Role / Device Role / Timing Role: Secondary-side transient suppressor on MDI-X receive pair, coordinated with common-mode choke filtering.

Use Value: 300 W peak power rating handles combined ESD + EFT stress without thermal runaway or parameter shift.

Use Scenario: Clamping reference clock inputs (100 MHz) in embedded x86 or ARM-based systems with PCIe root complexes.

IC Role / Device Role / Timing Role: Low-capacitance shunt protector on differential REFCLK± lines, placed adjacent to clock buffer input pins.

Use Value: 3.5 pF typical capacitance avoids jitter increase beyond PCIe Gen1 specification limit of 1 ps RMS.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ESD protection applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPD2E001DRYR	Bi-directional, 1.5 pF typical capacitance, 5.5 V VRWM, same SOT−23 package	Supports AC-coupled or bidirectional lines (e.g., USB D+/D− together); lower capacitance but reduced clamping margin	Select when bidirectional protection is required and VRWM margin above 3.3 V rail is acceptable.
ESD5Z5.0T1G	Unidirectional, 5.0 V VRWM, 12 pF capacitance, SOD−523 package (smaller footprint)	Higher capacitance limits use to ≤100 Mbps interfaces; smaller package reduces board area but increases thermal resistance	Select when space-constrained layout permits trade-off of speed for size, and 12 pF is acceptable for target data rate.

Compared with TPD2E001DRYR and ESD5Z5.0T1G, the SL05T1 offers optimal balance of unidirectional clamping precision, 5.0 V VRWM alignment with 3.3 V I/O, and sub-5 pF capacitance-making it preferred for discrete high-speed line protection where polarity is known and signal integrity is critical.

Availability

SL05T1 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI TMDS channel safeguarding, and industrial Ethernet PHY port hardening requiring stable component supply across production lifecycles.

Supply support for SL05T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power, analog, sensor, and logic solutions for automotive, industrial, cloud, and consumer markets.

The SL05T1 belongs to the SL05T1G Series of low-capacitance ESD protection diodes engineered specifically for high-speed digital interfaces where signal integrity and IEC-compliant transient immunity must coexist.

FAQ

What is the exact pin configuration and function of each terminal on the SL05T1?

The SL05T1 uses an SOT−23 package with three terminals: Pin 1 is the anode of the surge protection diode, Pin 2 is the shared cathode/anode node connecting the surge and compensating diodes, and Pin 3 is a no-connect (NC) terminal. This configuration enables its series-compensated low-capacitance behavior. The SL05T1 must be mounted with Pin 3 left floating to maintain specified electrical performance and thermal reliability.

Does the SL05T1 meet automotive-grade reliability standards?

The SL05T1 itself is not AEC−Q101 qualified; however, the SZSL05T1G variant-identical in electrical and mechanical specifications-is AEC−Q101 qualified and PPAP capable. For automotive applications requiring qualification, designers should specify SZSL05T1G instead of SL05T1. The SL05T1 remains suitable for industrial and consumer equipment where AEC−Q101 is not mandated.

Can the SL05T1 be used for bi-directional ESD protection without adding external components?

No-the SL05T1 is inherently unidirectional and cannot provide symmetrical clamping for both polarities. To achieve bi-directional protection, two SL05T1 devices must be connected in inverse-parallel (anode-to-cathode), as documented in Figure 6 of the datasheet. Using a single SL05T1 for bidirectional lines risks failure during negative transients.

What is the maximum allowable PCB trace length between the SL05T1 and the protected I/O connector?

For optimal ESD performance, the SL05T1 should be placed within 2 mm of the protected I/O connector, with a dedicated low-inductance ground path to minimize voltage overshoot during fast transients. Longer traces increase inductive impedance, raising clamping voltage and reducing effective protection-especially critical for IEC 61000−4−2 contact discharge events. The SL05T1's effectiveness degrades measurably beyond 5 mm trace length.

How does the SL05T1's series-compensated architecture reduce capacitance compared to standard TVS diodes?

The SL05T1 integrates a surge protection diode in series with a compensating diode, exploiting the physics of capacitors in series: 1/C_T = 1/C₁ + 1/C₂. This yields total capacitance significantly lower than either diode alone-typically 3.5–5.0 pF versus >15 pF for conventional unidirectional TVS devices. The SL05T1 achieves this without sacrificing clamping voltage or peak power rating, preserving signal integrity on high-speed lines.

SL05T1 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Package/Case:: TO-236-3, SC-59, SOT-23-3

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Voltage - Clamping:: 9.8V

Technology:: Diode Array

Number of Circuits:: 1

Applications:: General Purpose

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-23-3 (TO-236)

SL05T1 FAQ

1.How can I place an order for SL05T1 through Aetrix?

Please submit a Request for Quotation (RFQ) for SL05T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SL05T1 reliable?

The price and inventory of SL05T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SL05T1 is usually 5 days.

3.What payment methods are accepted for SL05T1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SL05T1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SL05T1?

SL05T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SL05T1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SL05T1?

For technical support, including SL05T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SL05T1 requirements.

6.How does Aetrix verify that SL05T1 is sourced from the original manufacturer or authorized distributors?

All SL05T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SL05T1 meets industry standards.

7.What is the process for return or replacement of SL05T1?

All SL05T1 units undergo pre-shipment inspection (PSI). If there is an issue with SL05T1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SL05T1 part is unused and in its original packaging.

Return procedure for SL05T1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…