Skyworks Solutions Inc. SL28748ELCT
- Part No.:
- SL28748ELCT
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
SL28748ELCT.pdf
- Description:
- IC CLOCK CALPELLA CK505 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,983
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SL28748ELCT from Silicon Laboratories is an EProClock® programmable clock generator optimized for Intel Calpella chipset platforms, delivering 100 MHz differential CPU/SRC/SATA clocks, 96 MHz DOT96, dual 27 MHz video clocks (spread and non-spread), and buffered 14.318 MHz reference output. It integrates voltage regulation, on-die termination resistors, I²C programmability, and triangular spread-spectrum modulation for EMI reduction in desktop and mobile motherboard designs.
For engineers reviewing the SL28748ELCT datasheet, SL28748ELCT pinout, SL28748ELCT application, or SL28748ELCT equivalent, this device supports Intel CK505 Clock Revision 1.0 compliance, PCI-Express Gen 2 timing requirements, hybrid video clocking (DOT96 + 27 MHz SS/NSS), and scalable VDD_IO (3.3 V to 1.05 V) for flexible system-level power management.
Technical Context
The SL28748ELCT implements a multi-PLL architecture with dedicated PLLs for CPU (100/133 MHz), SRC/SATA (100 MHz), DOT96 (96 MHz), and 27 MHz video clocks - each independently configurable via I²C. Its EProClock® non-volatile programmability enables field-updatable frequency sets, differential skew/duty cycle/amplitude control, and custom spread-spectrum profiles without hardware changes.
It features dual-function pins including CKPWRGD/PD# for power-good latching and asynchronous power-down, CPU_STP# for synchronous CPU clock gating, and FS for hardware-selectable CPU frequency (100 MHz or 133 MHz). All differential outputs meet PCIe Gen2 phase jitter specs (≤3.1 ps RMS), and single-ended outputs support wireless-friendly 3-bit slew rate control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Clock Output | 100 MHz or 133 MHz differential (FS-selectable); meets Intel CK505 Rev 1.0 timing and jitter specs |
| SRC/SATA Clock | 100 MHz differential; PCIe Gen2-compliant with ≤3.1 ps RMS phase jitter (low-band) |
| DOT96 Clock | 96 MHz differential; fixed-frequency output for graphics subsystem timing |
| 27 MHz Video Clocks | Dual outputs: 27M_SS (spread-spectrum) and 27M_NSS (non-spread); supports hybrid video timing |
| Reference Clock | 14.318 MHz buffered single-ended output; crystal input or external clock supported |
| Supply Flexibility | VDD_IO scalable from 3.3 V to 1.05 V; enables low-voltage I/O interface with host chipset |
| Operating Temp | Industrial range: –40 °C to +85 °C; validated for sustained operation in embedded computing environments |
| Package | 32-pin QFN (5 mm × 5 mm); RoHS-compliant, tape-and-reel packaging (SL28748ELCT) |
Pinout & Package
SL28748ELCT uses a 32-pin QFN package (5 mm × 5 mm, 0.5 mm pitch) with exposed thermal pad. Power and ground pins are distributed across all four sides for optimal noise suppression and thermal dissipation in high-density motherboard layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5, 15, 17, 18, 24, 29 | VDD power rails | Dedicated supplies for DOT96, 27 MHz PLL, SRC I/O, SRC PLL, CPU I/O, CPU PLL, and REF outputs - decoupling required per rail |
| 2, 4, 8, 9, 12, 21, 26 | VSS ground connections | Isolated ground returns per functional block (DOT96, 27 MHz, SATA, SRC, CPU, REF) minimize cross-talk and jitter coupling |
| 3, 4, 10, 11, 13, 14, 19–23 | Differential clock outputs | True/complement pairs (e.g., CPU0/CPU0#, SRC0/SRC0#) with integrated 100 Ω termination; require 100 Ω differential PCB traces |
| 6, 7, 30 | Single-ended clocks | 27M_NSS, 27M_SS, and REF outputs; slew rate programmable via register Byte 6/13; 100 kΩ internal pull-down on FS (Pin 30) |
| 16, 25, 31, 32 | Control & interface | CPU_STP# (synchronous stop), CKPWRGD/PD# (power-good/power-down), SDATA/SCLK (SMBus 2-wire interface) |
Key Features
| Feature | Design Value |
|---|---|
| EProClock® Non-Volatile Programmability | 4000+ bits of configuration stored on-chip; enables field updates of frequency, spread profile, slew rate, and output enable without re-spinning PCB |
| Dual 27 MHz Video Clock Outputs | Simultaneous 27M_SS (spread-spectrum) and 27M_NSS (non-spread) outputs eliminate need for external clock muxing in hybrid display systems |
| PCIe Gen2-Compliant Reference Clock | 100 MHz differential SRC outputs meet PCIe Gen2 phase jitter spec (≤3.1 ps RMS, low-band), verified per JEDEC JESD216 |
| Scalable VDD_IO (3.3 V to 1.05 V) | Supports direct interfacing with modern low-voltage chipset I/O domains without level-shifting circuitry |
| Triangular Spread-Spectrum Modulation | Configurable spread profiles (–0.5% to ±0.75%) reduce EMI peak emissions by up to 15 dB in narrowband measurements |
| Hardware Frequency Select (FS) | Pin-strapped CPU clock selection (100 MHz vs. 133 MHz) at power-up; latched on CKPWRGD assertion for deterministic boot behavior |
Applications
| Desktop Motherboard Timing | Laptop Platform Clocking |
|---|---|
|
Use Scenario: Primary clock source for Intel Calpella-based desktop motherboards with discrete GPU and multiple storage interfaces. IC Role / Device Role / Timing Role: Generates synchronized CPU, SRC, SATA, DOT96, and video clocks while meeting CK505 Rev 1.0 and PCIe Gen2 timing specifications. Use Value: Eliminates need for multiple discrete clock ICs; reduces BOM count and layout complexity through integrated multi-output architecture. |
Use Scenario: Core timing solution for thin-and-light laptop platforms requiring low-power, EMI-optimized clock distribution. IC Role / Device Role / Timing Role: Provides 100 MHz CPU/SRC clocks, 96 MHz DOT96 for integrated graphics, and dual 27 MHz video clocks for eDP/LVDS display interfaces. Use Value: Wireless-friendly slew rate control and spread-spectrum modulation suppress EMI in compact RF-sensitive chassis without shielding. |
| Embedded Industrial PC | PCIe Add-in Card Synchronization |
|
Use Scenario: Timing controller in fanless industrial PCs operating continuously at –40 °C to +85 °C ambient temperature. IC Role / Device Role / Timing Role: Delivers stable, low-jitter 100 MHz SRC and CPU clocks with industrial-grade thermal reliability and power-down sequencing support. Use Value: CKPWRGD/PD# dual-function pin enables robust power sequencing and fail-safe clock shutdown during brown-out conditions. |
Use Scenario: Reference clock source for PCIe Gen2 add-in cards requiring precise synchronization with host platform clocks. IC Role / Device Role / Timing Role: Supplies compliant 100 MHz differential SRC clock with ≤3.1 ps RMS phase jitter to ensure Gen2 link training stability. Use Value: Integrated series resistors and matched trace-length routing guidance simplify PCIe reference clock layout and pass compliance testing on first spin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ICS9LPRS405AGT | Fixed-function CK505-compliant generator; no I²C programmability or spread-spectrum control | Lacks EProClock® configurability; requires hardware change for frequency or jitter tuning | Choose when design freeze prohibits firmware updates and only standard CK505 timing is needed |
| Si53320-A-GM | Multi-output clock generator with higher integration (up to 12 outputs), but no native DOT96 or hybrid 27 MHz video support | Requires external logic for DOT96 generation; not optimized for Intel Calpella-specific clock tree | Prefer for multi-chiplet SoC timing where flexibility outweighs Calpella-specific optimizations |
Compared with ICS9LPRS405AGT and Si53320-A-GM, SL28748ELCT uniquely combines Intel Calpella-validated clock trees, hybrid video clocking, and field-programmable EProClock® technology - enabling one-time hardware design with post-deployment timing optimization.
Availability
SL28748ELCT is available at Aetrix Electronics and suitable for desktop motherboard timing, laptop platform clocking, embedded industrial PC designs, and PCIe add-in card synchronization requiring stable component supply and long-term lifecycle support.
Supply support for SL28748ELCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Laboratories is a fabless semiconductor company specializing in timing, MCU, and connectivity solutions for embedded systems, with deep expertise in clock synthesis and jitter optimization.
The SL28748ELCT belongs to Silicon Labs' EProClock® family, designed specifically to replace fixed-frequency clock generators in Intel chipset platforms with field-upgradable, EMI-optimized, multi-output timing solutions.
FAQ
What is the primary application target for the SL28748ELCT?
The SL28748ELCT is engineered as the core clock generator for Intel Calpella chipset-based platforms, including desktop motherboards and mobile computing systems. It delivers synchronized CPU, SRC, SATA, DOT96, and dual 27 MHz video clocks while meeting Intel CK505 Revision 1.0 and PCIe Gen2 timing specifications. Its EProClock® programmability allows board designers to optimize signal integrity and EMI performance without hardware revisions - making SL28748ELCT ideal for high-volume, cost-sensitive motherboard designs requiring long-term supply stability.
Does the SL28748ELCT support both spread-spectrum and non-spread 27 MHz video clocks simultaneously?
Yes, the SL28748ELCT provides two independent 27 MHz single-ended outputs: Pin 6 (27M_NSS) delivers a non-spread-spectrum clock, and Pin 7 (27M_SS) delivers a spread-spectrum version. Both are generated concurrently and can drive separate display interfaces (e.g., LVDS and eDP) without external multiplexing. The spread profile is configurable via registers (Byte 13 and Table 4), and both outputs maintain ≤50 ppm long-term accuracy and ≤300 ps cycle-to-cycle jitter - confirming SL28748ELCT's suitability for hybrid video timing architectures.
How does the FS pin affect CPU clock frequency selection on the SL28748ELCT?
The FS pin (Pin 30) is sampled once at CKPWRGD assertion to select between 100 MHz and 133 MHz CPU clock outputs. When FS is pulled HIGH before CKPWRGD goes active, SL28748ELCT configures CPU0/CPU1 for 100 MHz operation; when FS is LOW, it defaults to 133 MHz. This one-shot sampling ensures deterministic boot behavior and eliminates race conditions. The FS pin includes a 100 kΩ internal pull-down resistor, simplifying strapping - and SL28748ELCT retains the selected frequency throughout operation unless reprogrammed via I²C.
What PCIe Gen2 compliance metrics does the SL28748ELCT meet for its SRC outputs?
The SL28748ELCT SRC outputs (Pins 10/11 and 13/14) meet PCIe Gen2 reference clock specifications with ≤3.1 ps RMS phase jitter in the low-band (<1.5 MHz), measured under JEDEC JESD216 conditions (PLL BW 8–16 MHz, ζ = 0.54, Td = 10 ns). Its differential amplitude is programmable (0.30–1.00 V), and integrated 100 Ω termination eliminates external resistors. These characteristics - verified in the AC Electrical Specifications table (Page 14) - confirm SL28748ELCT's readiness for Gen2 link training and stable high-speed serial interface operation.
Can the SL28748ELCT operate in industrial temperature range?
No - the SL28748ELCT variant is rated for commercial temperature range (0 °C to +85 °C), as specified in the Ordering Information table (Page 18). For industrial operation (–40 °C to +85 °C), the correct part number is SL28748ELIT (tape-and-reel) or SL28748ELI (tray). While SL28748ELCT shares the same silicon die and functionality, its qualification and screening are limited to commercial conditions; using SL28748ELCT outside 0–85 °C voids parametric guarantees and may impact long-term reliability. Always match the suffix (C/T vs. I/IT) to the target application environment.
SL28748ELCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- EProClock®
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- PLL:
- Yes
- Main Purpose:
- Intel CPU Servers
- Input:
- Crystal
- Output:
- HCSL, LVCMOS
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:8
- Differential - Input:Output:
- No/Yes
- Frequency - Max:
- 133MHz
- Voltage - Supply:
- 3.135V ~ 3.465V
- Operating Temperature:
- 0°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-QFN (5x5)
SL28748ELCT FAQ
1.How can I place an order for SL28748ELCT through Aetrix?
Please submit a Request for Quotation (RFQ) for SL28748ELCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SL28748ELCT reliable?
The price and inventory of SL28748ELCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SL28748ELCT is usually 5 days.
3.What payment methods are accepted for SL28748ELCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SL28748ELCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SL28748ELCT?
SL28748ELCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SL28748ELCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SL28748ELCT?
For technical support, including SL28748ELCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SL28748ELCT requirements.
6.How does Aetrix verify that SL28748ELCT is sourced from the original manufacturer or authorized distributors?
All SL28748ELCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SL28748ELCT meets industry standards.
7.What is the process for return or replacement of SL28748ELCT?
All SL28748ELCT units undergo pre-shipment inspection (PSI). If there is an issue with SL28748ELCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SL28748ELCT part is unused and in its original packaging.
Return procedure for SL28748ELCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SL28748ELCT Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

