Renesas SLG46120V
- Part No.:
- SLG46120V
- Manufacturer:
- Renesas
- Package:
- 12-UFQFN
- Datasheet:
-
SLG46120V.pdf
- Description:
- IC CPLD 12MC 12STQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,785
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SLG46120V from Renesas Electronics is a one-time-programmable (OTP) GreenPAK mixed-signal programmable array with two analog comparators, five LUTs (one 2-bit + four 3-bit), twelve combination function macrocells, dual counter/delay generators (8-bit and 14-bit), RC oscillator (25 kHz / 2 MHz), and voltage reference. It operates from 1.8 V to 5.0 V and supports -40 °C to +85 °C ambient, enabling compact power sequencing and signal conditioning in space-constrained PC peripherals.
For engineers reviewing the SLG46120V datasheet, SLG46120V pinout, SLG46120V application, or SLG46120V equivalent, this device serves as a configurable logic and analog building block for custom timing, level-shifting, glitch filtering, and comparator-based control - especially where low quiescent current (<1 µA at 1.8 V), small STQFN-12 packaging, and rapid prototyping via GreenPAK Designer are required.
Technical Context
The SLG46120V implements a user-configurable interconnect matrix routing signals between 10 multi-function I/O pins and internal macrocells including analog comparators with selectable hysteresis (0/25/50/200 mV) and gain (1x/0.5x/0.33x/0.25x), programmable delay/deglitch filters, and pipe delay (8-stage, dual output). Its OTP NVM stores configuration permanently after programming.
Each GPIO supports multiple modes: digital input (with/without Schmitt trigger), push-pull or open-drain output (1X/2X drive strength), analog input for comparators, or Vref output. Pins 6 and 10 support 3-state operation via OE control, and all I/O pins offer selectable 10 kΩ/100 kΩ/1 MΩ pull-up/down resistors - except Pin 2, which is input-only with fixed pull-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.8 V (±5 %) to 5.0 V (±10 %) - supports direct interface with 1.8 V, 3.3 V, and 5 V logic domains without level shifters |
| Quiescent Current (IQ) | 0.5 µA typical at 1.8 V - enables always-on monitoring in battery-powered handheld devices |
| Operating Temperature | -40 °C to +85 °C - qualified for industrial and consumer-grade embedded applications |
| Logic Delay (3.3 V) | 12.6–18.2 ns (rising/falling) for LUTs - ensures sub-20 ns combinational path timing for real-time response |
| Comparator Hysteresis | Selectable 0 / 25 / 50 / 200 mV - prevents chatter on noisy analog inputs like button debouncing or sensor thresholds |
| RC Oscillator Accuracy | ±10 % over temperature and voltage - sufficient for non-critical timing such as LED blinking or wake-up intervals |
| Package Dimensions | 1.6 × 1.6 × 0.55 mm STQFN-12, 0.4 mm pitch - fits high-density PCB layouts in ultra-compact peripherals |
Pinout & Package
SLG46120V uses a 12-pin STQFN package (1.6 × 1.6 × 0.55 mm, 0.4 mm pitch) with exposed thermal pad. Power and ground are assigned to Pins 1 (VDD) and 7 (GND); Pin 2 is GPI-only; Pins 6 and 10 support 3-state outputs via OE control; Pin 12 accepts external clock input.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VDD | Main power supply input - decoupled with 0.1 µF capacitor per datasheet recommendation |
| 2 | GPI | Dedicated general-purpose input only - supports Schmitt-trigger or low-voltage mode; fixed pull-down resistor |
| 3 | GPIO / ACMP0(+) | Configurable I/O or positive input to Analog Comparator 0 - enables local threshold sensing |
| 4 | GPIO / ACMP0(-) | Configurable I/O or negative input to Analog Comparator 0 - supports differential or single-ended analog sensing |
| 6 | GPIO / ACMP1(+) / OE | Configurable I/O or positive input to Analog Comparator 1; OE signal enables 3-state output on same pin |
| 7 | GND | Ground reference - connects to both power rail sides (Pins 2–6 and 8–12 share common GND net) |
| 10 | GPIO / Vref / OE | Configurable I/O, voltage reference output, or OE control - allows Vref distribution to external circuitry |
| 12 | GPIO / EXT_CLK | Configurable I/O or external clock input - synchronizes CNT/DLY macrocells to system clock |
Key Features
| Feature | Design Value |
|---|---|
| Two Analog Comparators | Each with independently selectable hysteresis and gain - eliminates need for external comparator ICs in threshold detection |
| Programmable Delay / Deglitch Filter | Configurable 1–4 cell delay (110–588 ns @ 3.3 V) with edge detection - removes switch bounce or noise spikes before logic evaluation |
| 14-bit Counter/Delay Generator | Range up to 16,383 clock cycles with external clock/reset - supports precise timing windows for power-up sequencing or timeout supervision |
| RC Oscillator with Dual Outputs | 25 kHz or 2 MHz base frequency, with pre-divider (×1/2/4/8) and secondary divider (×1/2/3/4/8/12/24/64) - provides flexible clock sources without external crystals |
| OTP NVM Configuration | One-time-programmable memory retains design permanently - ensures consistent behavior across production units without firmware updates |
Applications
| Power Sequencing Control | Button Debounce & Input Conditioning |
|---|---|
Use Scenario: Coordinating startup order and voltage ramping of multiple rails (e.g., core, I/O, analog) in PC motherboards or server VRMs. IC Role / Device Role / Timing Role: Configured as state machine with CNT/DLY, comparators, and LUTs to monitor POK signals and assert enable lines with precise delays. Use Value: Replaces discrete timers, op-amps, and logic gates - reduces BOM count and layout area while improving timing repeatability. |
Use Scenario: Cleaning mechanical switch inputs in keyboards, remote controls, or industrial HMI panels. IC Role / Device Role / Timing Role: Implements deglitch filter + edge detector + monostable pulse generator using PDLY and LUT macrocells. Use Value: Achieves <35 ns filtered pulse width at 5 V - suppresses sub-100 ns contact bounce without external RC networks. |
| LED Blinking & Dimming Logic | Level Translation & Signal Routing |
Use Scenario: Generating variable-frequency blink patterns or PWM dimming signals for status LEDs in portable electronics. IC Role / Device Role / Timing Role: Uses RC oscillator + 8-bit counter + LUT to produce adjustable duty cycle and period without MCU involvement. Use Value: Draws only 0.75 µA typical at 3.3 V - extends battery life in always-on indicator applications. |
Use Scenario: Adapting signal levels between 1.8 V sensors and 3.3 V microcontrollers in IoT edge nodes. IC Role / Device Role / Timing Role: Configured as bidirectional level shifter using GPIOs with programmable pull resistors and Schmitt-trigger inputs. Use Value: Supports 10 kΩ/100 kΩ/1 MΩ pull selection - matches impedance requirements across diverse interface standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable mixed-signal array applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLG46121V | Same architecture but includes integrated 2.5 V voltage reference (non-programmable); lacks Vref output capability on Pin 10 | Preferred when fixed 2.5 V reference is required for ADC biasing, not for driving external circuitry | Select SLG46120V if Vref output or higher flexibility in reference sourcing is needed |
| SLG46533V | Higher integration: adds 4-channel ADC, DAC, and enhanced LUT count (7 total); larger 20-pin STQFN package (3 × 3 mm) | Suitable for sensor signal conditioning with analog front-end, not cost-optimized for pure logic+comparator tasks | Choose SLG46120V for minimal footprint and lower unit cost where ADC/DAC are unnecessary |
Compared with SLG46120V, SLG46121V trades Vref output flexibility for tighter reference accuracy, while SLG46533V expands analog capability at the expense of size and complexity - making SLG46120V optimal for compact, low-power comparator-and-timing applications requiring field-programmable logic.
Availability
SLG46120V is available at Aetrix Electronics and suitable for PC peripheral design, handheld electronics development, and consumer device power management requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for SLG46120V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC products for automotive, industrial, infrastructure, and IoT applications.
The GreenPAK family, including SLG46120V, was designed to provide field-programmable mixed-signal logic in ultra-small packages for rapid customization of power, timing, and interface functions without MCU overhead.
FAQ
What is the difference between SLG46120V and SLG46120P?
The SLG46120V and SLG46120P are functionally identical GreenPAK devices differing only in package dimensions: SLG46120V uses a 1.6 × 1.6 mm STQFN-12 (0.4 mm pitch), while SLG46120P uses a 2 × 2 mm STQFN-12 (0.5 mm pitch). Both share identical macrocell resources, electrical specs, and OTP configuration. SLG46120V targets ultra-dense layouts where board space is critical.
Can SLG46120V be reprogrammed after initial OTP programming?
No - SLG46120V contains one-time-programmable (OTP) NVM. Once programmed, the configuration is permanent and cannot be erased or rewritten. However, GreenPAK Designer supports on-chip emulation (non-volatile configuration retained only while powered), allowing full functional validation before committing to OTP programming.
Does SLG46120V support I²C or SPI communication interfaces?
No - SLG46120V does not include dedicated serial communication peripherals. It is a programmable logic and analog array; communication with host systems must be implemented externally using its GPIOs configured as bit-banged I²C/SPI signals or interfaced via MCU-controlled control lines.
What is the maximum operating frequency of the internal RC oscillator in SLG46120V?
The internal RC oscillator in SLG46120V supports two base frequencies: 25 kHz and 2 MHz. With optional pre-divider (×1/2/4/8) and secondary divider (×1/2/3/4/8/12/24/64), the lowest achievable output is ~390 Hz and the highest is 2 MHz - no higher-frequency modes are supported. The 2 MHz mode exhibits ±10 % accuracy across voltage and temperature.
How many GPIO pins on SLG46120V support analog comparator inputs?
Three GPIO pins on SLG46120V support analog comparator inputs: Pin 3 (ACMP0+), Pin 4 (ACMP0−), and Pin 6 (ACMP1+ with OE). These pins retain full digital I/O functionality when comparators are unused, and each comparator offers independent hysteresis and gain configuration via register settings.
SLG46120V Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 12-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Delay Time tpd(1) Max:
- -
- Voltage Supply - Internal:
- 1.71V ~ 1.89V, 3V ~ 3.6V, 4.5V ~ 5.5V
- Number of Logic Elements/Blocks:
- -
- Number of Macrocells:
- 12
- Number of Gates:
- -
- Number of I/O:
- 9
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-STQFN (1.6x1.6)
SLG46120V FAQ
1.How can I place an order for SLG46120V through Aetrix?
Please submit a Request for Quotation (RFQ) for SLG46120V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SLG46120V reliable?
The price and inventory of SLG46120V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG46120V is usually 5 days.
3.What payment methods are accepted for SLG46120V?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG46120V transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SLG46120V?
SLG46120V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SLG46120V order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SLG46120V?
For technical support, including SLG46120V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG46120V requirements.
6.How does Aetrix verify that SLG46120V is sourced from the original manufacturer or authorized distributors?
All SLG46120V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG46120V meets industry standards.
7.What is the process for return or replacement of SLG46120V?
All SLG46120V units undergo pre-shipment inspection (PSI). If there is an issue with SLG46120V, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SLG46120V part is unused and in its original packaging.
Return procedure for SLG46120V:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SLG46120V Tags

-
5M40ZE64C5N
Intel

-
ATF1502ASV-15AU44
Microchip Technology

-
5M80ZE64C5N
Intel

-
5M80ZT100C5N
Intel

-
ATF1502AS-10AU44
Microchip Technology

-
ATF1502AS-10JU44
Microchip Technology

-
5M80ZE64I5N
Intel

-
5M80ZT100I5N
Intel
-
LC4032V-75TN48C
Lattice Semiconductor Corporation

-
ATF1504ASV-15AU44
Microchip Technology

-
ATF1504AS-10JU44
Microchip Technology

-
5M160ZE64C5N
Intel
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

