Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > CPLDs (Complex Programmable Logic Devices)

Renesas SLG46533V

Name: SLG46533V
Brand: Renesas
SKU: SLG46533V
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SLG46533V

Manufacturer:: Renesas

Category:: CPLDs (Complex Programmable Logic Devices)

Package:: 20-UFQFN

Datasheet:: SLG46533V.pdf

Description:: IC CPLD 26MC 20STQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,915

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SLG46533V from Renesas Electronics is a programmable mixed-signal matrix IC featuring 4 analog comparators, 2 voltage references, 16×8 RAM with OTP-initialized state, I²C serial interface, and 25 MHz RC oscillator - all in a 20-pin STQFN (2 × 3 × 0.55 mm) package. It enables configurable logic, timing, filtering, and analog signal conditioning for compact embedded control tasks.

For engineers reviewing the SLG46533V datasheet, SLG46533V pinout, SLG46533V application, or SLG46533V equivalent, this device supports rapid prototyping of custom digital/analog functions without ASIC development - especially where low power, small footprint, and field-programmable flexibility are critical in PC peripherals, handheld electronics, and data comms equipment.

Technical Context

The SLG46533V implements a user-configurable interconnect matrix linking 26 combination function macrocells, including selectable LUTs (2-bit to 4-bit), DFFs, counters/delays, deglitch filters with edge detection, and pipe delay stages. Its dual-oscillator system includes a factory-trimmed 25 MHz RC oscillator and a 25 kHz/2 MHz configurable RC oscillator, plus external crystal support via XTAL0/XTAL1 pins.

Logic configuration is stored in one-time-programmable (OTP) NVM, enabling deterministic behavior after programming. The I²C interface operates at up to 400 kHz with open-drain SCL/SDA on IO6/IO7, while analog inputs (ACMP±, VREF, EXT_VREF) and temperature sensing provide mixed-signal integration without external components.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.8 V (±5 %) to 5.0 V (±10 %) - supports direct interfacing with 1.8 V, 3.3 V, and 5 V logic domains without level shifters.
Operating Temperature	–40 °C to +85 °C - qualified for industrial and consumer-grade embedded applications.
I²C Clock Frequency	Up to 400 kHz - meets Fast Mode I²C specification for host communication and configuration.
RC Oscillator Accuracy	±18.18 % over full VDD (1.71–5.5 V) and temperature range - sufficient for non-critical timing, wake-up, and clock gating.
ACMP Input Range	Positive input: 0 to VDD; negative input: 0 to 1.2 V - enables rail-to-rail comparison with fixed reference or external sensor signals.
Output Drive Strength	Push-pull (1x/2x) and open-drain NMOS (1x/2x/4x) - allows flexible interface to LEDs, MOSFET gates, or bus lines with adjustable current (up to 43 mA peak).
Startup Time	0.67–2.03 ms from VDD crossing PONTHR - ensures predictable initialization timing after power ramp.

Pinout & Package

SLG46533V is packaged in a 20-pin STQFN (2 mm × 3 mm × 0.55 mm, 0.4 mm pitch) with exposed thermal pad. Pin functions are fully configurable via OTP programming, but default assignments include dedicated I²C (IO6/SCL, IO7/SDA), analog comparator inputs (IO4/ACMP0+, IO5/ACMP0−, IO10/ACMP2+, IO11/ACMP2−, IO12/ACMP3+, IO14/ACMP3−), voltage references (IO15/VREF0, IO16/VREF0), and crystal interface (IO13/XTAL0, IO14/XTAL1).

Pin	Circuit Role	Design Meaning
1	VDD	Main power supply input (1.8–5.0 V); powers IO side 0 (pins 0–8) and internal logic.
2	IO0	General-purpose input-only pin; supports Schmitt-trigger and low-voltage digital input modes.
3	IO1	GPIO with OE control; configurable as push-pull or open-drain output under matrix control.
4	IO2	GPIO with push-pull (1x/2x), open-drain NMOS/PMOS (1x/2x); no OE - output mode fixed at power-up.
5	IO3	GPIO with OE; supports same drive options as IO2, enabling bidirectional signal routing.
6	IO4	GPIO / ACMP0+ - dual-role pin; analog comparator positive input when configured in analog mode.
7	IO5	GPIO with OE / ACMP0− - analog comparator negative input with optional digital I/O capability.
8	IO6	GPIO / SCL - I²C clock line; open-drain NMOS only in I²C mode per spec.
9	IO7	GPIO / SDA - I²C data line; open-drain NMOS only in I²C mode.
10	IO8	GPIO with OE / ACMP1+ - analog comparator 1 positive input with configurable digital output.
11	GND	Ground reference for IO side 0 and core logic; separate GND path from side 1 (pin 20).
12	IO9	GPIO / ACMP0− / ACMP1− / ACMP2− / ACMP3− - multi-function analog input node shared across all comparators.
13	IO10	GPIO with OE / ACMP2+ / ACMP3+ - dual comparator positive input with OE-controlled digital I/O.
14	IO11	GPIO with OE / ACMP2− / ACMP3− - shared negative input for comparators 2 and 3.
15	IO12	GPIO / ACMP3+ - dedicated comparator 3 positive input with general-purpose digital I/O.
16	IO13	GPIO with OE / XTAL0 - crystal oscillator input; OE enables disabling crystal drive during sleep.
17	IO14	GPIO / XTAL1 / EXT_CLK0 - crystal output or external clock input; supports bypassing crystal oscillator.
18	IO15	GPIO with OE / VREF0 / EXT_CLK1 - voltage reference output or external clock input; OE isolates VREF when unused.
19	IO16	GPIO with OE / VREF0 - second VREF output node with independent enable control.
20	IO17	GPIO / EXT_CLK2 - third external clock input; supports multi-source clock selection in logic design.

Key Features

Feature	Design Value
Read Back Protection (Read Lock)	Prevents unauthorized extraction of programmed OTP configuration - essential for IP protection in production firmware.
16×8 RAM with OTP Initial State	Retains defined startup values in volatile memory after power-on, eliminating need for host initialization sequence.
Deglitch Filters with Edge Detection	Two hardware filters suppress noise-induced false triggers and generate clean edge pulses for interrupt generation or state transitions.
Configurable RC Oscillators	Three independent oscillators (25 kHz, 2 MHz, 25 MHz) allow hierarchical clocking - e.g., slow clock for wake-up, fast clock for processing.
Temperature Sensor	On-die analog temperature sensor provides system-level thermal monitoring without external components or calibration.
I²C Serial Interface	Enables in-system reconfiguration and real-time parameter updates using standard microcontroller I²C master - no dedicated programmer required.

Applications

Power Sequencing Controller	USB-C Port Manager
Use Scenario: Managing power-up/down sequencing of multiple rails (VDDIO, VDDCORE, AVDD) in laptops or docking stations. IC Role / Device Role / Timing Role: Configurable logic block generating timed enable signals, monitoring reset states, and responding to fault conditions via analog comparators. Use Value: Replaces discrete timers, voltage monitors, and glue logic with single IC - reduces BOM count and PCB area by >70% versus discrete solution.	Use Scenario: Detecting cable insertion, negotiating power delivery contracts, and controlling CC-line switching in USB-C accessories. IC Role / Device Role / Timing Role: Mixed-signal hub performing CC-line voltage monitoring (ACMP), PD message timing (programmable delays), and GPIO control of muxes/switches. Use Value: Enables full USB-C PD controller functionality without MCU firmware - cuts development time and eliminates flash-based security risks.
Industrial Sensor Signal Conditioner	Smart Battery Fuel Gauge Interface
Use Scenario: Conditioning analog outputs from thermistors, RTDs, or pressure sensors before ADC sampling in PLC modules. IC Role / Device Role / Timing Role: Analog comparator threshold detection, deglitch filtering, and programmable hysteresis generation for stable trip points. Use Value: Eliminates external op-amps, RC filters, and Schmitt triggers - improves long-term stability and reduces calibration drift.	Use Scenario: Interfacing fuel gauge ICs (e.g., MAX17048) to host MCUs via SMBus/I²C while adding battery protection logic. IC Role / Device Role / Timing Role: I²C slave relaying gauge data, monitoring voltage/current thresholds (ACMP), and asserting alert signals on over-temp or over-current events. Use Value: Adds hardware-level safety enforcement independent of host software - prevents thermal runaway even during MCU lockup.

Power Sequencing Controller

USB-C Port Manager

Use Scenario: Managing power-up/down sequencing of multiple rails (VDDIO, VDDCORE, AVDD) in laptops or docking stations.

IC Role / Device Role / Timing Role: Configurable logic block generating timed enable signals, monitoring reset states, and responding to fault conditions via analog comparators.

Use Value: Replaces discrete timers, voltage monitors, and glue logic with single IC - reduces BOM count and PCB area by >70% versus discrete solution.

Use Scenario: Detecting cable insertion, negotiating power delivery contracts, and controlling CC-line switching in USB-C accessories.

IC Role / Device Role / Timing Role: Mixed-signal hub performing CC-line voltage monitoring (ACMP), PD message timing (programmable delays), and GPIO control of muxes/switches.

Use Value: Enables full USB-C PD controller functionality without MCU firmware - cuts development time and eliminates flash-based security risks.

Industrial Sensor Signal Conditioner

Smart Battery Fuel Gauge Interface

Use Scenario: Conditioning analog outputs from thermistors, RTDs, or pressure sensors before ADC sampling in PLC modules.

IC Role / Device Role / Timing Role: Analog comparator threshold detection, deglitch filtering, and programmable hysteresis generation for stable trip points.

Use Value: Eliminates external op-amps, RC filters, and Schmitt triggers - improves long-term stability and reduces calibration drift.

Use Scenario: Interfacing fuel gauge ICs (e.g., MAX17048) to host MCUs via SMBus/I²C while adding battery protection logic.

IC Role / Device Role / Timing Role: I²C slave relaying gauge data, monitoring voltage/current thresholds (ACMP), and asserting alert signals on over-temp or over-current events.

Use Value: Adds hardware-level safety enforcement independent of host software - prevents thermal runaway even during MCU lockup.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable mixed-signal applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SLG46537V	22-pin MSTQFN package; adds two extra GPIOs (IO18, IO19) and second I²C interface (SCL2/SDA2).	Required when dual I²C buses or additional analog inputs are needed beyond SLG46533V's 20-pin resource set.	Select SLG46537V only if pin count expansion or redundant I²C is mandatory; otherwise SLG46533V offers identical core functionality at lower cost and smaller footprint.
SLG46620V	Includes integrated 10-bit SAR ADC (8 channels), higher drive strength (60 mA), and extended temp range (–40 °C to +105 °C).	Suitable for designs requiring direct analog digitization without external ADC, or operation in extended-temperature environments.	Choose SLG46620V when ADC integration or automotive-grade temperature range is required; SLG46533V remains optimal for pure logic/timing/filtering tasks.

Compared with SLG46533V, SLG46537V extends I/O count and interface redundancy without altering core logic architecture, while SLG46620V trades programmable flexibility for integrated data conversion and higher thermal robustness - making SLG46533V the most cost-effective choice for compact, low-power mixed-signal glue logic.

Availability

SLG46533V is available at Aetrix Electronics and suitable for personal computers and servers, PC peripherals, and handheld electronics requiring stable component supply, RoHS-compliant packaging, and long-term production continuity.

Supply support for SLG46533V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog power, and SoC solutions for automotive, industrial, and enterprise applications.

The GreenPAK family - including SLG46533V - was designed to replace discrete logic, timing, and analog functions with field-programmable, ultra-low-power mixed-signal ICs for space-constrained embedded systems.

FAQ

What is the primary function of the SLG46533V?

The SLG46533V is a programmable mixed-signal matrix IC that integrates configurable logic (LUTs, DFFs, counters), analog functions (4 comparators, 2 VREFs), timing resources (3 RC oscillators, programmable delays), and I²C communication. It replaces discrete glue logic and analog circuitry in embedded control applications - enabling custom signal conditioning, power sequencing, and interface bridging without firmware or external components.

Does the SLG46533V support in-system programming after soldering?

Yes, the SLG46533V supports in-system programming via its I²C interface using the GreenPAK Designer software and compatible programmers (e.g., SLG4DVK). The OTP memory is programmed once, but configuration can be verified, debugged, and updated during development using the I²C bus - no socket or UV erasure required. Final production units are programmed pre-shipment.

Can the SLG46533V operate from a 2.5 V supply?

Yes, the SLG46533V operates across 1.8 V (±5 %) to 5.0 V (±10 %), explicitly covering 2.5 V within its 1.71–5.5 V absolute rating. Electrical characteristics at 2.5 V are interpolated between 1.8 V and 3.3 V data points in the datasheet - including VIH/VIL thresholds, drive strength, and oscillator accuracy - ensuring reliable operation without derating.

How many analog comparators does the SLG46533V include, and what are their input ranges?

The SLG46533V includes four analog comparators (ACMP0–ACMP3). Each has independently configurable positive and negative inputs. The positive input accepts 0 V to VDD; the negative input accepts 0 V to 1.2 V - supporting fixed-reference comparisons, ratiometric sensor interfaces, and external voltage monitoring with sub-1.2 V thresholds.

Is the SLG46533V pin-compatible with other GreenPAK devices like SLG46537V?

No, the SLG46533V (20-pin STQFN) is not pin-compatible with SLG46537V (22-pin MSTQFN). While both share identical functional blocks and programming architecture, SLG46537V adds two pins (IO18, IO19) and dual I²C interfaces - requiring PCB layout changes. SLG46533V's pin map is unique to its 20-pin footprint and must be routed accordingly.

SLG46533V Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 20-UFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Programmable Type:: OTP

Delay Time tpd(1) Max:: -

Voltage Supply - Internal:: 1.71V ~ 1.89V, 3V ~ 3.6V, 4.5V ~ 5.5V

Number of Logic Elements/Blocks:: -

Number of Macrocells:: 26

Number of Gates:: -

Number of I/O:: 17

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-STQFN (2x3)

SLG46533V FAQ

1.How can I place an order for SLG46533V through Aetrix?

Please submit a Request for Quotation (RFQ) for SLG46533V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SLG46533V reliable?

The price and inventory of SLG46533V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG46533V is usually 5 days.

3.What payment methods are accepted for SLG46533V?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG46533V transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SLG46533V?

SLG46533V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SLG46533V order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SLG46533V?

For technical support, including SLG46533V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG46533V requirements.

6.How does Aetrix verify that SLG46533V is sourced from the original manufacturer or authorized distributors?

All SLG46533V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG46533V meets industry standards.

7.What is the process for return or replacement of SLG46533V?

All SLG46533V units undergo pre-shipment inspection (PSI). If there is an issue with SLG46533V, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SLG46533V part is unused and in its original packaging.

Return procedure for SLG46533V:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…