Renesas SLG46534V
- Part No.:
- SLG46534V
- Manufacturer:
- Renesas
- Package:
- 14-UFQFN
- Datasheet:
-
SLG46534V.pdf
- Description:
- IC CPLD 19MC 14STQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,930
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SLG46534V from Renesas Electronics is a programmable mixed-signal matrix IC with asynchronous state machine, featuring three analog comparators, nineteen combination function macrocells (including LUTs, DFFs, counters/delays), I²C interface, and dual RC oscillators (25 kHz/2 MHz/25 MHz). It operates from 1.8 V to 5 V across –40 °C to +85 °C and is packaged in a 14-pin STQFN (2 × 2.2 × 0.55 mm, 0.4 mm pitch). It serves as a configurable logic and signal-conditioning solution in power management sequencing and system-level glue logic.
For engineers reviewing the SLG46534V datasheet, SLG46534V pinout, SLG46534V application, or SLG46534V equivalent, this page delivers verified electrical specs (I²C up to 400 kHz, ACMP offset ±10.9 mV, ASM output delay as low as 32 ns at 5 V), macrocell configuration details, real-world use cases in PC peripherals and handheld electronics, and validated alternative parts for design flexibility.
Technical Context
The SLG46534V implements a user-programmable interconnect matrix routing signals between 12 GPIOs, three ACMPs, two deglitch filters with edge detection, and an 8-state asynchronous state machine. Its macrocell architecture supports reconfigurable logic (2-/3-/4-bit LUTs), sequential elements (DFFs/latches), programmable delays (up to 1265 ns), and pattern generation - all configured via one-time-programmable (OTP) NVM.
It integrates dual RC oscillators (25 kHz, 2 MHz, and 25 MHz) with fast-start modes, crystal oscillator support, and flexible I²C slave operation on pins 6 (SCL/GPIO) and 7 (SDA/GPIO) using NMOS open-drain outputs. Power-on reset (PONTHR = 1.54 V typ.) and supply monitoring are built-in, with per-rail current limits (45 mA VDD side, 86 mA GND side).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.8 V (±5 %) to 5 V (±10 %): Supports direct interfacing with 1.8 V, 3.3 V, and 5 V logic domains without level shifters. |
| I²C Clock Frequency | Up to 400 kHz: Compliant with Fast-mode I²C, enabling host microcontroller communication for configuration and RAM access. |
| ACMP Input Offset | ±10.9 mV max over –40 °C to +85 °C: Enables precise threshold detection in battery monitoring or voltage supervision circuits. |
| ASM Output Delay | 32 ns min at 5 V: Allows sub-30-ns deterministic response in real-time state transitions for timing-critical control loops. |
| RC Oscillator Accuracy | ±18.18 % worst-case (25 kHz, full VDD/temp range): Sufficient for non-critical timing like wake-up intervals or debounce clocks. |
| GPIO Drive Strength | Up to 43 mA (NMOS 4X OD): Supports direct driving of LEDs, small relays, or logic inputs without external buffers. |
| Startup Time | 0.60–1.87 ms (VDD rise to PONTHR): Ensures predictable initialization timing after power rail stabilization. |
Pinout & Package
Package: 14-pin STQFN (2.0 × 2.2 × 0.55 mm, 0.4 mm pitch), RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VDD | Main power supply input (1.8–5 V); powers left-side rail (pins 2–8). |
| 2 | GPI | Dedicated high-impedance input only; used for ACMP reference or digital sensing without drive capability. |
| 3–5, 8, 10–14 | GPIO | Configurable bidirectional I/O with OE control, Schmitt trigger, and optional ACMP+/– or Vref functions. |
| 6 | SCL/GPIO | I²C clock line (NMOS open-drain only) or general-purpose GPIO; requires external pull-up. |
| 7 | SDA/GPIO | I²C data line (NMOS open-drain only) or general-purpose GPIO; shares same drive constraints as Pin 6. |
| 9 | GND | Ground reference; connects to right-side rail (pins 10–14) and completes power return path. |
Key Features
| Feature | Design Value |
|---|---|
| Three Analog Comparators | Each supports programmable hysteresis (25/50/200 mV), selectable gain (1x/0.5x/0.33x/0.25x), and internal Vref - enabling precision voltage monitoring with noise immunity. |
| Asynchronous State Machine (8 states) | Enables deterministic, glitch-free control sequences independent of clock domain; ideal for safety-critical power sequencing or fault recovery. |
| Two Deglitch Filters with Edge Detection | Filters input noise down to 35 ns pulse width (at 5 V) and generates clean rising/falling edge pulses - critical for reliable button debouncing or interrupt generation. |
| OTP-Based Programmability | One-time-programmable NVM ensures permanent, tamper-resistant configuration; GreenPAK Designer enables full emulation before final programming. |
| Dual RC Oscillators | Independent 25 kHz (low-power wake-up), 2 MHz (mid-speed logic), and 25 MHz (high-speed timing) sources - eliminates need for external crystals in many applications. |
Applications
| Power Sequencing Control | USB-C Port Management |
|---|---|
|
Use Scenario: Coordinating startup/shutdown order of multiple voltage rails (e.g., core, I/O, analog) in laptops or embedded systems. IC Role / Device Role / Timing Role: Configurable logic engine implementing state-driven enable/disable timing with ACMP-monitored rail validation. Use Value: Replaces discrete timers, comparators, and logic gates; reduces BOM count by >7 components while enabling field-updatable sequencing logic. |
Use Scenario: Detecting cable insertion, negotiating power delivery (PD) roles, and managing VCONN switching in USB-C accessories. IC Role / Device Role / Timing Role: I²C-slave device handling CC-line voltage monitoring (via ACMP), state-based PD role arbitration, and timed VCONN enable/disable. Use Value: Integrates comparator, logic, delay, and I²C interface into single 2.2 mm × 2.0 mm package - essential for space-constrained portable designs. |
| Industrial Sensor Interface | Consumer Device Wake-Up Logic |
|
Use Scenario: Conditioning analog sensor outputs (e.g., thermistor, photodiode) and generating digital alerts based on threshold crossings. IC Role / Device Role / Timing Role: ACMP front-end with hysteresis filtering, followed by deglitch and edge-triggered GPIO assertion for MCU interrupt signaling. Use Value: Eliminates external op-amps and Schmitt triggers; achieves <1 µs total latency from analog event to digital flag at 5 V supply. |
Use Scenario: Monitoring mechanical switches, capacitive touch pads, or ambient light sensors to wake sleeping systems with ultra-low quiescent current. IC Role / Device Role / Timing Role: Low-power 25 kHz oscillator driving ASM-based wake timer; ACMP monitors input and triggers state transition to assert wake signal. Use Value: Achieves <1 µA typical sleep current (OSC 25 kHz + ASM idle); enables battery life extension in remote controls and wearables. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable mixed-signal logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLG46537V | Same 14-pin STQFN package but includes crystal oscillator input (XIN/XOUT) and enhanced ASM (16 states); adds 2nd I²C address option. | Required when precise timing (e.g., RTC sync) or deeper state logic is needed; not drop-in due to extra pins and different OTP layout. | Select SLG46537V if crystal-referenced timing or >8-state control flow is mandatory; SLG46534V suffices for RC-based timing and simpler sequencing. |
| SLG46620V | 20-pin STQFN with 4 ACMPs, 24 macrocells, and higher drive (60 mA OD), but no 25 MHz oscillator; operates down to 1.71 V. | Better suited for complex analog front-ends or higher-current loads; larger footprint and different pinout preclude PCB reuse. | Choose SLG46534V for compact 14-pin designs with 25 MHz timing needs; SLG46620V fits when additional comparators or macrocells are required. |
Compared with SLG46537V and SLG46620V, the SLG46534V offers optimal balance of size, 25 MHz timing capability, and cost for mid-complexity mixed-signal tasks - making it the preferred choice where board area and RC oscillator accuracy meet design requirements.
Availability
SLG46534V is available at Aetrix Electronics and suitable for personal computers and servers, PC peripherals, and handheld and portable electronics requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SLG46534V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The GreenPAK family - including the SLG46534V - was designed to replace discrete logic, timing, and analog functions with field-configurable, ultra-small mixed-signal ICs targeting cost-sensitive, space-constrained embedded systems.
FAQ
What is the maximum I²C clock frequency supported by the SLG46534V?
The SLG46534V supports I²C Fast-mode operation up to 400 kHz, compliant with standard I²C specifications. This is confirmed in Section 5.5 of the official datasheet, where tLOW ≥1300 ns and tHIGH ≥600 ns are specified under all valid VDD conditions (1.71–5.5 V). Pins 6 (SCL/GPIO) and 7 (SDA/GPIO) operate exclusively as NMOS open-drain outputs in I²C mode, requiring external pull-ups.
Does the SLG46534V include internal non-volatile memory, and how is it programmed?
Yes, the SLG46534V contains one-time-programmable (OTP) non-volatile memory used to store the user's configuration of interconnect routing, macrocell settings, and I/O definitions. Programming is performed using Renesas' GreenPAK Development Tools - first via on-chip emulation (volatile, powered-only), then final OTP programming for production. The SLG46534V does not support in-system reprogramming after OTP write.
Can the SLG46534V operate with a 25 MHz clock source, and what are its accuracy limitations?
Yes, the SLG46534V integrates a dedicated 25 MHz RC oscillator (OSC1), functional at VDD ≥2.5 V. Per Table 12 in the datasheet, its worst-case frequency error is –49.43 % to +4.88 % over full VDD (1.71–5.5 V) and temperature (–40 °C to +85 °C). This makes it suitable for non-critical high-speed timing (e.g., PWM generation, clock division) but not for precision timing like UART baud rate generation.
How many analog comparators does the SLG46534V have, and what input voltage ranges do they support?
The SLG46534V includes three independent analog comparators (ACMP0–ACMP2). Each supports a positive input range of 0 V to VDD and a negative input range of 0 V to 1.2 V, regardless of supply voltage (1.8 V, 3.3 V, or 5 V). This allows flexible use - for example, comparing a resistor-divider voltage against a fixed 1.2 V reference or monitoring VDD itself using internal bandgap.
What is the operating temperature range and supply voltage specification for the SLG46534V?
The SLG46534V is rated for industrial operation from –40 °C to +85 °C ambient temperature. Its supply voltage range is 1.8 V (±5 %) to 5 V (±10 %), meaning it functions reliably at 1.71–1.89 V, 2.97–3.63 V, and 4.5–5.5 V. Absolute maximum ratings allow transient exposure up to 7 V on VDD, but sustained operation outside the specified range may impair functionality or reliability.
SLG46534V Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 14-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Delay Time tpd(1) Max:
- -
- Voltage Supply - Internal:
- 1.71V ~ 1.89V, 3V ~ 3.6V, 4.5V ~ 5.5V
- Number of Logic Elements/Blocks:
- -
- Number of Macrocells:
- 19
- Number of Gates:
- -
- Number of I/O:
- 11
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-STQFN (2x2.2)
SLG46534V FAQ
1.How can I place an order for SLG46534V through Aetrix?
Please submit a Request for Quotation (RFQ) for SLG46534V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SLG46534V reliable?
The price and inventory of SLG46534V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG46534V is usually 5 days.
3.What payment methods are accepted for SLG46534V?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG46534V transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SLG46534V?
SLG46534V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SLG46534V order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SLG46534V?
For technical support, including SLG46534V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG46534V requirements.
6.How does Aetrix verify that SLG46534V is sourced from the original manufacturer or authorized distributors?
All SLG46534V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG46534V meets industry standards.
7.What is the process for return or replacement of SLG46534V?
All SLG46534V units undergo pre-shipment inspection (PSI). If there is an issue with SLG46534V, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SLG46534V part is unused and in its original packaging.
Return procedure for SLG46534V:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SLG46534V Tags

-
5M40ZE64C5N
Intel

-
ATF1502ASV-15AU44
Microchip Technology

-
5M80ZE64C5N
Intel

-
5M80ZT100C5N
Intel

-
ATF1502AS-10AU44
Microchip Technology

-
ATF1502AS-10JU44
Microchip Technology

-
5M80ZE64I5N
Intel

-
5M80ZT100I5N
Intel
-
LC4032V-75TN48C
Lattice Semiconductor Corporation

-
ATF1504ASV-15AU44
Microchip Technology

-
ATF1504AS-10JU44
Microchip Technology

-
5M160ZE64C5N
Intel
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

