Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Development Boards, Kits, Programmers > Programming Adapters, Sockets

Renesas SLG46535V-SKT

Name: SLG46535V-SKT
Brand: Renesas
SKU: SLG46535V-SKT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SLG46535V-SKT

Manufacturer:: Renesas

Category:: Programming Adapters, Sockets

Package:

Datasheet:: SLG46535V-SKT.pdf

Description:: SLG4SA14DS-20X22 SOCKET ADAPTER

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,356

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SLG46535V-SKT from Renesas Electronics is a programmable mixed-signal matrix IC with dual supply (VDD/VDD2), asynchronous state machine (8-state), three analog comparators, nineteen macrocells (including LUTs, DFFs, counters, delays), and I²C interface. It operates from 1.8 V to 5 V on both supplies (VDD2 ≤ VDD) across –40 °C to +85 °C, in a 14-pin STQFN (2 × 2.2 × 0.55 mm). It enables voltage-domain bridging in PC peripheral power sequencing.

For engineers reviewing the SLG46535V-SKT datasheet, SLG46535V-SKT pinout, SLG46535V-SKT application, or SLG46535V-SKT equivalent, key selection criteria include dual-supply I/O flexibility, OTP-programmable logic routing, integrated ACMPs for threshold detection, and I²C-configurable macrocell behavior - critical for compact mixed-signal glue logic replacement.

Technical Context

The SLG46535V-SKT implements a user-configurable interconnect matrix that routes signals between 14 GPIOs, three analog comparators, and nineteen macrocells-including LUTs (2-/3-/4-bit), DFFs, programmable delays, counters, and deglitch filters with edge detection. Its dual-supply architecture isolates pins 2–8 (VDD domain) from pins 10/12–14 (VDD2 domain), enabling bidirectional level translation without external components.

It features an 8-state asynchronous state machine (ASM) with flexible transition logic, I²C serial communication (up to 400 kHz), a 25 MHz RC oscillator, configurable 25 kHz/2 MHz oscillator, crystal oscillator input, and Power-On Reset. All configuration is stored in one-time-programmable (OTP) NVM, while GreenPAK Designer supports in-circuit emulation prior to programming.

Key Specifications

Parameter	Value and Actual Design Meaning
VDD Range	1.8 V (±5 %) to 5 V (±10 %); supports wide-input rail for compatibility with legacy and modern logic families.
VDD2 Range	1.8 V (±5 %) to 5 V (±10 %), VDD2 ≤ VDD; enables independent voltage domain interfacing (e.g., 3.3 V MCU ↔ 1.8 V sensor).
Operating Temp	–40 °C to +85 °C; qualified for industrial and consumer embedded applications without derating.
I²C Speed	Up to 400 kHz; standard-mode I²C allows host microcontroller configuration and runtime register access via SCL/SDA pins.
Macrocells	19 configurable macrocells including 3 ACMPs, 5× 8-bit counters/delays, 2× 16-bit counters/delays, pipe delay, and deglitch filters with edge detect.
Package	14-pin STQFN, 2.0 × 2.2 × 0.55 mm, 0.4 mm pitch; ultra-compact footprint for space-constrained PCBs.
Memory	8-byte RAM + OTP user memory; RAM accessible via I²C for dynamic parameter storage; OTP retains final logic configuration permanently.

Pinout & Package

14-pin STQFN (2.0 × 2.2 × 0.55 mm, 0.4 mm pitch), top view. Dual-power architecture partitions pins into two voltage domains: VDD (Pin 1) powers Pins 2–8; VDD2 (Pin 11) powers Pins 10, 12–14; GND (Pin 9) is common reference.

Pin/Terminal	Circuit Role	Design Meaning
1	VDD	Main power supply (1.8–5 V); powers macrocells, logic, and Pins 2–8 I/O.
2	GPI	Dedicated input-only pin; used for reset, enable, or analog comparator reference.
3–5, 8, 10, 12–14	GPIO	Configurable I/O with OE control; Pins 3–5/8 support ACMP inputs; Pins 10/12–14 operate from VDD2.
6, 7	SCL/GPIO, SDA/GPIO	I²C bus interface (NMOS open-drain); also usable as general-purpose GPIO with Schmitt-trigger input.
9	GND	Common ground reference for both VDD and VDD2 domains.
11	VDD2	Secondary supply (1.8–5 V, ≤ VDD); powers Pins 10/12–14 for level-shifting I/O.

Key Features

Feature	Design Value
Dual independent supply domains	Enables seamless bidirectional level translation between mismatched voltage rails (e.g., 3.3 V ↔ 1.8 V) using internal logic-controlled I/O direction.
Asynchronous State Machine (8 states)	Supports complex, event-driven sequencing (e.g., power-up ramping, fault recovery) without clock dependency or software overhead.
Three analog comparators (ACMPs)	Provide hardware-based voltage monitoring (e.g., battery low-detect, thermal threshold) with configurable hysteresis and direct macrocell routing.
Programmable delay/counters (5× 8-bit, 2× 16-bit)	Enable precise timing functions (debounce, pulse stretching, watchdog timeout) without MCU intervention or external RC networks.
I²C-configurable OTP NVM	Allows full design iteration via GreenPAK Designer emulation, then permanent deployment via one-time programming - ideal for production firmware lock-in.
Deglitch filters with edge detection	Suppress noise on mechanical switch inputs and generate clean interrupt pulses for wake-up or event capture.

Applications

Power Sequencing in PC Peripherals	USB-C Port Controller Glue Logic
Use Scenario: Coordinating power-up order of multiple voltage rails (e.g., 5 V → 3.3 V → 1.8 V) in docking stations or multi-rail USB hubs. IC Role / Device Role / Timing Role: Mixed-signal sequencer implementing timed enable signals, voltage-good monitoring via ACMPs, and fault latching via ASM. Use Value: Replaces discrete timers, comparators, and logic gates; reduces BOM count by ≥7 components and eliminates layout-sensitive RC networks.	Use Scenario: Managing VCONN power, CC line detection, and role swap handshaking in USB-C receptacles. IC Role / Device Role / Timing Role: Configurable logic engine interpreting CC pin states, generating VCONN enable pulses, and controlling PD-related GPIOs. Use Value: Integrates USB-C physical layer glue logic into single chip; supports field updates via I²C before OTP programming.
Industrial Sensor Interface	Consumer Device Power Management
Use Scenario: Conditioning analog sensor outputs (e.g., thermistor, photodiode) and generating digital alerts for MCU wake-up. IC Role / Device Role / Timing Role: Analog front-end with ACMP thresholds, deglitch filtering, and programmable delay for stable interrupt generation. Use Value: Offloads analog signal conditioning from MCU; enables ultra-low-power sleep mode with autonomous wake-on-event capability.	Use Scenario: Managing backlight dimming, button debouncing, and battery charge status indication in portable audio devices. IC Role / Device Role / Timing Role: Programmable logic block implementing PWM generation, edge-triggered interrupts, and I²C-accessible status registers. Use Value: Eliminates need for separate LED drivers, debounce ICs, and status GPIO expanders - reducing board area and firmware complexity.

Power Sequencing in PC Peripherals

USB-C Port Controller Glue Logic

Use Scenario: Coordinating power-up order of multiple voltage rails (e.g., 5 V → 3.3 V → 1.8 V) in docking stations or multi-rail USB hubs.

IC Role / Device Role / Timing Role: Mixed-signal sequencer implementing timed enable signals, voltage-good monitoring via ACMPs, and fault latching via ASM.

Use Value: Replaces discrete timers, comparators, and logic gates; reduces BOM count by ≥7 components and eliminates layout-sensitive RC networks.

Use Scenario: Managing VCONN power, CC line detection, and role swap handshaking in USB-C receptacles.

IC Role / Device Role / Timing Role: Configurable logic engine interpreting CC pin states, generating VCONN enable pulses, and controlling PD-related GPIOs.

Use Value: Integrates USB-C physical layer glue logic into single chip; supports field updates via I²C before OTP programming.

Industrial Sensor Interface

Consumer Device Power Management

Use Scenario: Conditioning analog sensor outputs (e.g., thermistor, photodiode) and generating digital alerts for MCU wake-up.

IC Role / Device Role / Timing Role: Analog front-end with ACMP thresholds, deglitch filtering, and programmable delay for stable interrupt generation.

Use Value: Offloads analog signal conditioning from MCU; enables ultra-low-power sleep mode with autonomous wake-on-event capability.

Use Scenario: Managing backlight dimming, button debouncing, and battery charge status indication in portable audio devices.

IC Role / Device Role / Timing Role: Programmable logic block implementing PWM generation, edge-triggered interrupts, and I²C-accessible status registers.

Use Value: Eliminates need for separate LED drivers, debounce ICs, and status GPIO expanders - reducing board area and firmware complexity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable mixed-signal logic applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SLG46537V	Same package and core architecture, but adds 2 additional GPIOs (16-pin STQFN) and 1 extra ACMP; identical VDD/VDD2 range and macrocell count.	Required when >14 total I/Os or fourth analog threshold comparison is needed; otherwise pin-compatible logic migration path.	Select SLG46537V only if additional I/O or ACMP is confirmed necessary; SLG46535V-SKT remains optimal for cost- and size-constrained 14-pin designs.
SLG46620V	Higher macrocell count (24 vs. 19), includes 2x DACs and enhanced ASM (16 states); same dual-supply operation but larger 20-pin STQFN package.	Targeted at applications requiring analog output (e.g., bias voltage tuning) or deeper state-based control; not drop-in replaceable due to pin count and package mismatch.	Choose SLG46620V only when DAC integration or expanded state logic justifies larger footprint and higher unit cost; SLG46535V-SKT suffices for pure digital/analog threshold + timing tasks.

Compared with SLG46537V and SLG46620V, the SLG46535V-SKT delivers optimal balance of I/O count, analog capability, and footprint for mid-complexity mixed-signal glue logic - offering full dual-supply configurability without over-specifying pin count or macrocell resources.

Availability

SLG46535V-SKT is available at Aetrix Electronics and suitable for PC peripheral power sequencing, USB-C port control, industrial sensor interface, and consumer device power management requiring stable component supply and long-term lifecycle support.

Supply support for SLG46535V-SKT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.

The GreenPAK family - including the SLG46535V-SKT - is designed specifically for highly configurable, low-power mixed-signal logic replacement in space- and cost-sensitive embedded systems.

FAQ

What is the primary function of the SLG46535V-SKT in system design?

The SLG46535V-SKT serves as a field-programmable mixed-signal matrix IC that replaces discrete logic, comparators, timers, and level shifters. Its core function is to implement custom voltage-domain-aware glue logic - such as power sequencing, sensor signal conditioning, and I/O expansion - using OTP-configured macrocells and dual-supply GPIOs. The SLG46535V-SKT integrates all required functionality into a single 2 × 2.2 mm package, reducing design complexity and board area.

Can the SLG46535V-SKT operate with different voltages on VDD and VDD2 simultaneously?

Yes, the SLG46535V-SKT supports independent operation of VDD and VDD2 within 1.8 V to 5 V, provided VDD2 ≤ VDD. Pins 2–8 are referenced to VDD; Pins 10, 12–14 are referenced to VDD2. This enables true bidirectional level translation - for example, a 3.3 V microcontroller (VDD) can safely communicate with a 1.8 V sensor (VDD2) using internally routed logic without external translators. The SLG46535V-SKT's macrocells dynamically manage signal direction and voltage thresholds per domain.

How is the SLG46535V-SKT programmed, and is reprogramming possible after deployment?

The SLG46535V-SKT uses one-time-programmable (OTP) NVM for final configuration, ensuring permanent, tamper-resistant logic implementation. However, Renesas GreenPAK Designer supports full in-circuit emulation: users can configure, test, and debug logic on the unprogrammed SLG46535V-SKT indefinitely while powered - changes persist only during power-on. Once validated, OTP programming locks the design. The SLG46535V-SKT does not support field reprogramming, making it suitable for production firmware stability.

Does the SLG46535V-SKT include hardware protection features like ESD or overvoltage tolerance?

Yes, the SLG46535V-SKT includes 2000 V HBM and 500 V CDM ESD protection per I/O pin, and absolute maximum ratings allow up to 7 V on VDD and VDD+0.5 V on VDD2 relative to GND. Input pins tolerate up to VDD+0.5 V (Pins 2–8) or VDD2+0.5 V (Pins 10/12–14), and high-impedance pins withstand up to VDD. These specifications ensure robustness in real-world PCB environments. The SLG46535V-SKT also incorporates Power-On Reset (POR) with defined thresholds (1.41–1.66 V) to prevent metastability during power ramp.

What development tools are required to configure the SLG46535V-SKT?

Configuration requires Renesas' free GreenPAK Designer software (Windows/macOS), which provides schematic-based logic entry, simulation, and programming. A compatible programmer - such as the SLG4DVKHP (GreenPAK High-Precision Development Kit) or SLG4DVKDV (Dual-Voltage Development Kit) - is needed for OTP programming. The SLG46535V-SKT supports in-system programming via I²C using these kits; no dedicated socket or UV erasure is involved. All design files and configuration bitstreams are managed exclusively within GreenPAK Designer.

SLG46535V-SKT Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: GreenPAK™

Packaging:: Bag

Product Status:: Active

Module/Board Type:: Socket Module - QFN

For Use With/Related Products:: SLG46535

SLG46535V-SKT FAQ

1.How can I place an order for SLG46535V-SKT through Aetrix?

Please submit a Request for Quotation (RFQ) for SLG46535V-SKT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SLG46535V-SKT reliable?

The price and inventory of SLG46535V-SKT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG46535V-SKT is usually 5 days.

3.What payment methods are accepted for SLG46535V-SKT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG46535V-SKT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SLG46535V-SKT?

SLG46535V-SKT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SLG46535V-SKT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SLG46535V-SKT?

For technical support, including SLG46535V-SKT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG46535V-SKT requirements.

6.How does Aetrix verify that SLG46535V-SKT is sourced from the original manufacturer or authorized distributors?

All SLG46535V-SKT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG46535V-SKT meets industry standards.

7.What is the process for return or replacement of SLG46535V-SKT?

All SLG46535V-SKT units undergo pre-shipment inspection (PSI). If there is an issue with SLG46535V-SKT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SLG46535V-SKT part is unused and in its original packaging.

Return procedure for SLG46535V-SKT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…