Renesas SLG46867M
- Part No.:
- SLG46867M
- Manufacturer:
- Renesas
- Package:
- 20-PowerUFQFN
- Datasheet:
-
SLG46867M.pdf
- Description:
- IC CPLD 15MC 20MSTQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,164
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SLG46867M from Renesas Electronics is a programmable mixed-signal matrix IC with dual 44 mΩ/2 A P-FET power switches, two high-speed and two low-power analog comparators, dual voltage references, three oscillators (2.048 kHz, 2.048 MHz, 25 MHz), and an integrated analog temperature sensor. It implements configurable logic via OTP NVM for power sequencing, system reset, and LED/haptic motor control in space-constrained consumer electronics.
For engineers reviewing the SLG46867M datasheet, SLG46867M pinout, SLG46867M application, or SLG46867M equivalent, this device supports I²C configuration, programmable delay/edge detection, deglitch filtering, and power-switch-controlled wake/sleep states - critical for embedded power management and analog signal conditioning design.
Technical Context
The SLG46867M integrates a reconfigurable interconnect matrix linking 15 combination-function macrocells (including 2-/3-/4-bit LUTs and DFF/LATCH options), eight multi-function macrocells (with 8- or 16-bit counters/delays), and dedicated analog blocks. Its architecture enables user-defined state machines, timing generators, and analog-digital hybrid functions without external components.
It features three independent oscillators with ±1.5% accuracy (25 MHz), ±2% (2.048 MHz), and ±5% (2.048 kHz); dual Vref outputs (1.2 V and 2.5 V); and ACMPxH propagation delay <100 ns at VDD = 5 V. The dual P-FETs support bidirectional current sensing and load switching with thermal shutdown protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.5 V (±8 %) to 5 V (±10 %): Enables direct interface with 3.3 V and 5 V logic domains without level shifters. |
| P-FET On-Resistance | 44 mΩ max per channel at VGS = –4.5 V: Supports 2 A continuous load current with <200 mW conduction loss at full load. |
| Operating Temperature | –40 °C to +85 °C: Validated for industrial-grade operation in portable and automotive accessory environments. |
| Oscillator Accuracy | ±1.5% (25 MHz), ±2% (2.048 MHz), ±5% (2.048 kHz): Sufficient for non-critical timing, wake-up intervals, and baud-rate generation. |
| Analog Comparators | Two ACMPxH (high-speed, <100 ns prop delay) + two ACMPxL (low-power, 1 µA typical quiescent): Enables simultaneous fast response and battery-sensitive monitoring. |
| Voltage References | Dual Vref outputs: 1.2 V (±1.5%) and 2.5 V (±1.5%) - usable as precision thresholds for comparators or ADC reference points. |
| I²C Interface | Standard-mode (100 kHz) and fast-mode (400 kHz) compatible: Allows host MCU configuration and real-time register readback during operation. |
Pinout & Package
SLG46867M is housed in a 20-pin MSTQFN package measuring 1.6 mm × 3.0 mm × 0.4 mm with 0.4 mm pitch. The package supports thermal dissipation up to 1.2 W and includes exposed thermal pad for PCB heat sinking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Primary 2.5–5 V supply rail; powers all digital and analog blocks including P-FET drivers. |
| GND | Ground reference | Common return path for analog, digital, and power-switch circuits; must be low-impedance for noise immunity. |
| SW1 / SW2 | P-FET source terminals | Connect to positive supply rail; each controls one 2 A load path via internal 44 mΩ switch. |
| OUT1 / OUT2 | P-FET drain terminals | Switched output nodes; support reverse-current blocking and load-side fault detection. |
| SCL / SDA | I²C serial interface | Enable firmware-based configuration, register access, and real-time status monitoring without dedicated programming hardware. |
| ACMP0P / ACMP0N | High-speed comparator inputs | Differential inputs for ACMP0H; support rail-to-rail operation and hysteresis programming. |
| VREF1 / VREF2 | Voltage reference outputs | Provide stable 1.2 V and 2.5 V references for comparator thresholds or external circuit biasing. |
| OSC0 / OSC1 / OSC2 | Oscillator selection pins | Configure internal clock source selection (2.048 kHz, 2.048 MHz, or 25 MHz) for timing macrocells. |
Key Features
| Feature | Design Value |
|---|---|
| OTP NVM programmability | One-time configuration of interconnect logic, macrocell types, and IO behavior - eliminates need for external glue logic or firmware. |
| Dual P-FET power switches | Integrated 44 mΩ/2 A P-channel FETs enable compact, low-loss power plane control with built-in overtemperature protection. |
| Programmable delay & edge detector | Configurable 1–65535-cycle delays with rising/falling/both-edge detection - replaces discrete RC timers and Schmitt triggers. |
| Wake/Sleep controller | Hardware-managed low-power state transitions using oscillator-gated counters - reduces host MCU polling overhead. |
| Analog temperature sensor | On-die sensor with ±3 °C accuracy across –40 °C to +85 °C - enables thermal foldback or ambient-aware power management. |
Applications
| Power Sequencing Control | LED/Haptic Motor Driver |
|---|---|
Use Scenario: Coordinating startup order and voltage ramp rates for multi-rail systems (e.g., SoC + memory + peripheral rails) in portable devices. IC Role / Device Role / Timing Role: SLG46867M acts as autonomous analog-digital sequencer - monitoring VDD levels via comparators and triggering P-FETs with precise delays. Use Value: Eliminates external supervisors and discrete timing components; reduces BOM count by ≥4 parts while improving startup repeatability. | Use Scenario: Driving RGB LEDs or eccentric rotating mass (ERM) haptic motors with brightness/vibration intensity modulation. IC Role / Device Role / Timing Role: SLG46867M generates PWM waveforms using LUT-based pattern generators and 8-/16-bit counters - synchronized to internal 25 MHz oscillator. Use Value: Delivers flicker-free dimming and responsive tactile feedback without MCU timer resource consumption or software overhead. |
| System RESET with Power Switch | Consumer Electronics Power Plane Optimization |
Use Scenario: Implementing controlled system reset with hold-off time, brown-out detection, and automatic power cycling after fault recovery. IC Role / Device Role / Timing Role: SLG46867M combines ACMPxL for voltage monitoring, POR block for clean initialization, and P-FETs for rail isolation - all in one chip. Use Value: Achieves deterministic reset behavior under transient conditions; avoids latch-up and ensures reliable recovery from undervoltage events. | Use Scenario: Reducing component footprint and power loss in battery-powered wearables and IoT sensors where board area and efficiency are critical. IC Role / Device Role / Timing Role: SLG46867M consolidates voltage monitoring, timing, switching, and thermal sensing into a single 1.6 mm × 3.0 mm device - replacing ≥6 discrete ICs. Use Value: Cuts PCB area by >60% versus discrete solutions and lowers no-load quiescent current to <10 µA in sleep mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable mixed-signal applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLG46866V | No integrated P-FETs; identical macrocell count and oscillator set but requires external switches for power control. | Suitable only when external MOSFETs are already part of the design or higher current (>2 A) is needed. | Select SLG46866V if board layout allows external switching and thermal constraints exceed SLG46867M's 1.2 W dissipation limit. |
| SLG46533V | Fewer macrocells (12 vs. 23), no temperature sensor, single Vref (1.2 V only), and no 25 MHz oscillator - lower gate count and cost. | Better suited for simpler power sequencing or basic comparator-based monitoring without complex timing or thermal awareness. | Choose SLG46533V for cost-sensitive designs requiring only basic analog-digital glue logic and no haptic/LED waveform generation. |
Compared with SLG46866V and SLG46533V, the SLG46867M uniquely integrates dual 2 A P-FETs, analog temperature sensing, and full 25 MHz timing capability - making it the only option among the three for self-contained, thermally aware, high-current power switching with programmable logic.
Availability
SLG46867M is available at Aetrix Electronics and suitable for power sequencing control, LED/haptic motor driver, and system RESET with power switch applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SLG46867M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog power, and SoC solutions for automotive, industrial, and IoT markets with emphasis on reliability and energy efficiency.
The GreenPAK family - including the SLG46867M - was designed to replace discrete analog and digital glue logic in consumer and portable electronics, enabling rapid customization of mixed-signal functions via simple GUI-based programming.
FAQ
What is the maximum continuous current supported by each P-FET in the SLG46867M?
Each P-FET in the SLG46867M supports 2 A continuous current at TA = 25 °C with VGS = –4.5 V, verified under recommended operating conditions. Derating applies above 25 °C ambient; at 85 °C, the safe continuous current drops to approximately 1.4 A per channel due to thermal limits and RDS(on) increase. The SLG46867M includes thermal shutdown protection that disables the FETs if junction temperature exceeds 150 °C.
Does the SLG46867M support I²C read-back of programmed configuration?
Yes, the SLG46867M supports full I²C read-back of all user-programmed registers, including macrocell configurations, oscillator selections, comparator settings, and P-FET control states. This capability enables field verification, debug logging, and dynamic reconfiguration - provided Read Lock is not enabled. Once Read Lock is activated via OTP bit, register read-back is permanently disabled for security.
Can the SLG46867M generate precise PWM signals for LED dimming?
Yes, the SLG46867M can generate stable PWM signals for LED dimming using its 25 MHz oscillator combined with programmable 8-bit or 16-bit counters and LUT-based pattern generators. With 25 MHz clock resolution, it achieves ≤40 ns timing granularity - sufficient for 10-bit dimming depth at 1 kHz carrier frequency. The SLG46867M also supports dead-time insertion and sync pulses for multi-channel driving.
What is the accuracy of the analog temperature sensor in the SLG46867M?
The analog temperature sensor in the SLG46867M has a typical accuracy of ±3 °C across the full operating range of –40 °C to +85 °C, as specified in Section 16 of the official datasheet. Output is ratiometric to VDD and calibrated at 25 °C; raw ADC-like output requires linearization in host firmware or external lookup table. It is intended for relative thermal trend detection rather than metrology-grade measurement.
Is the SLG46867M pin-compatible with other GreenPAK devices like SLG46866V?
No, the SLG46867M is not pin-compatible with SLG46866V. Although both use the same 20-pin MSTQFN package, pin assignments differ significantly - particularly for SW1/SW2, OUT1/OUT2, and VREF outputs. SLG46866V lacks P-FET terminals entirely and repurposes those pins as GPIOs. PCB layout must be redesigned when substituting between these variants.
SLG46867M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-PowerUFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Delay Time tpd(1) Max:
- -
- Voltage Supply - Internal:
- 2.3V ~ 5.5V
- Number of Logic Elements/Blocks:
- -
- Number of Macrocells:
- 15
- Number of Gates:
- -
- Number of I/O:
- 10
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-MSTQFN (1.6x3)
SLG46867M FAQ
1.How can I place an order for SLG46867M through Aetrix?
Please submit a Request for Quotation (RFQ) for SLG46867M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SLG46867M reliable?
The price and inventory of SLG46867M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG46867M is usually 5 days.
3.What payment methods are accepted for SLG46867M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG46867M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SLG46867M?
SLG46867M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SLG46867M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SLG46867M?
For technical support, including SLG46867M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG46867M requirements.
6.How does Aetrix verify that SLG46867M is sourced from the original manufacturer or authorized distributors?
All SLG46867M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG46867M meets industry standards.
7.What is the process for return or replacement of SLG46867M?
All SLG46867M units undergo pre-shipment inspection (PSI). If there is an issue with SLG46867M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SLG46867M part is unused and in its original packaging.
Return procedure for SLG46867M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SLG46867M Tags

-
5M40ZE64C5N
Intel

-
ATF1502ASV-15AU44
Microchip Technology

-
5M80ZE64C5N
Intel

-
5M80ZT100C5N
Intel

-
ATF1502AS-10AU44
Microchip Technology

-
ATF1502AS-10JU44
Microchip Technology

-
5M80ZE64I5N
Intel

-
5M80ZT100I5N
Intel
-
LC4032V-75TN48C
Lattice Semiconductor Corporation

-
ATF1504ASV-15AU44
Microchip Technology

-
ATF1504AS-10JU44
Microchip Technology

-
5M160ZE64C5N
Intel
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

