Renesas SLG47105V-TRN
- Part No.:
- SLG47105V-TRN
- Manufacturer:
- Renesas
- Category:
- Motor Drivers, Controllers
- Package:
- 20-UFQFN
- Datasheet:
-
SLG47105V-TRN.pdf
- Description:
- IC MIXED-SIGNAL MATRIX 20STQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,009
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SLG47105V-TRN from Renesas Electronics is a one-time programmable (OTP) mixed-signal matrix IC with integrated high-voltage bridge drivers, dual PWM macrocells, and configurable logic. It operates across dual supplies (2.5–5.0 V on VDD; 3.3–12.0 V on VDD2), delivers up to 2 A peak per full bridge at 5 V VDD2, and integrates over-current, thermal, and UVLO protections. It is used in motor drive modules requiring compact, programmable load control with real-time current sensing and fault reporting.
For engineers reviewing the SLG47105V-TRN datasheet, SLG47105V-TRN pinout, SLG47105V-TRN application, or SLG47105V-TRN equivalent, key selection criteria include its STQFN-20 package, dual VDD support, HV GPO slew rate modes (motor driver vs. MOSFET pre-driver), integrated differential amplifier for speed control, and I²C programmability for dynamic duty cycle updates.
Technical Context
The SLG47105V-TRN implements a reconfigurable interconnect matrix linking GPIOs, HV outputs, analog comparators, PWM generators, and macrocells. Its two independent PWM macrocells support 8-bit/7-bit resolution, 16 preset duty-cycle registers, and phase-correct operation - enabling sine-wave generation and dead-band control for half/full-bridge switching.
It features two current sense comparators with dynamic Vref mode, a differential amplifier with integrator for closed-loop motor speed regulation, and dual oscillators (2.048 kHz and 25 MHz) for timing flexibility. Protection circuitry includes per-bridge OCP, UVLO, TSD, and fault signaling via dedicated pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 2.5 V (±8 %) to 5.0 V (±10 %): powers logic, macrocells, and I²C interface; defines low-voltage domain operation. |
| VDD2 Range | 3.3 V (±9 %) to 12.0 V (±10 %): supplies high-voltage output stage; enables direct drive of 12 V loads without external level shifters. |
| Full Bridge Output | 2 A peak / 1.5 A RMS per bridge at VDD2 = 5 V, 25 °C: supports brushed DC motors or solenoids up to ~10 W per channel. |
| PWM Resolution | 8-bit/7-bit flexible mode with 16 preset registers: allows waveform synthesis (e.g., trapezoidal or sine) without MCU intervention. |
| Thermal Shutdown | Integrated TSD with automatic recovery: prevents latch-up during overload; ensures safe restart after cooling. |
| I²C Interface | Standard-mode (100 kHz) and fast-mode (400 kHz) compatible: enables runtime configuration and fault register reads in system-level firmware. |
| Operating Temp | −40 °C to +85 °C: qualified for industrial and consumer environments including PC chassis and video security camera housings. |
Pinout & Package
SLG47105V-TRN is housed in a 20-pin STQFN package (2 mm × 3 mm × 0.55 mm, 0.4 mm pitch) with exposed thermal pad. Pin functions are defined per Section 2.1 of the datasheet (STQFN-20L configuration).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Logic supply input | Provides power to digital core, macrocells, and I²C interface; must be decoupled locally. |
| VDD2 | High-voltage supply input | Bias source for HV GPOs; determines maximum output voltage swing and current capability. |
| HVOUT_A+/A− | Full-bridge high-side/low-side outputs | Drive external H-bridge or internal full-bridge topology; support parallel connection for 4 A peak output. |
| SENSE_A/B | Current sense comparator inputs | Connect to shunt resistors for real-time current monitoring and OCP triggering per bridge leg. |
| FAULT_A | Dedicated fault indicator | Open-drain output asserting low on OCP, UVLO, or TSD event for that bridge; simplifies system-level fault handling. |
| SCL/SDA | I²C serial interface | Enable in-system programming, register readback, and dynamic PWM parameter updates without reset. |
| OSC0/OSC1 | Oscillator inputs/outputs | Support internal 2.048 kHz or 25 MHz clock sources; selectable as system timing reference for counters and PWM. |
Key Features
| Feature | Design Value |
|---|---|
| Dual full/half-bridge driver option | Configurable via OTP to operate as single/dual full bridge or quad/dual/single half bridge - adapts to BLDC, stepper, or linear actuator topologies. |
| Motor Driver vs. Pre-Driver slew rate modes | Selectable edge rates optimize EMI in motor control or enable fast switching for MOSFET gate driving without external drivers. |
| Differential amplifier with integrator | Enables closed-loop speed control by integrating error signal from tachometer feedback - eliminates need for external op-amp and integrator circuitry. |
| Two current sense comparators with dynamic Vref | Allow adaptive current limiting thresholds that scale with VDD2 - maintains consistent trip points across wide input voltage range. |
| One-time programmable NVM | Stores user-defined logic, pin configurations, and protection settings permanently - ensures deterministic startup behavior and eliminates boot firmware dependency. |
Applications
| Smart Lock Actuation | PC Fan Speed Control |
|---|---|
Use Scenario: Driving a 12 V solenoid lock with soft-start and stall detection in battery-powered smart door locks. IC Role / Device Role / Timing Role: Mixed-signal controller providing PWM-gated HV drive, current-sense-based stall detection, and I²C-commanded unlock timing. Use Value: Eliminates discrete MOSFETs, op-amps, and comparators; reduces BOM count by ≥7 components while enabling firmware-updatable lock profiles. | Use Scenario: Regulating 4-pin PWM fans in desktop PCs and servers using tachometer feedback and thermal zone inputs. IC Role / Device Role / Timing Role: Closed-loop fan controller with integrated differential amplifier, integrator, and 8-bit PWM generator synchronized to system clock. Use Value: Achieves ±3% speed accuracy across temperature without MCU PID loop; supports dynamic fan curve updates via SMBus/I²C. |
| Video Security Camera PTZ Drive | LED Matrix Dimming Module |
Use Scenario: Controlling pan/tilt brushed DC motors in outdoor IP cameras with over-temperature and stall protection. IC Role / Device Role / Timing Role: Dual full-bridge motor driver with per-channel FAULT output, thermal shutdown, and SLEEP mode for low-power idle states. Use Value: Enables fail-safe motor stop on jam detection; reduces standby current to <1 µA, extending solar/battery runtime. | Use Scenario: Driving multiplexed LED matrices in signage or automotive interior lighting with precise current regulation and flicker-free dimming. IC Role / Device Role / Timing Role: High-voltage GPO controller with PWM chopper, current sense comparators, and slew-rate-controlled outputs for EMI-sensitive lighting zones. Use Value: Delivers 12-bit effective dimming resolution via PWM + analog current scaling; meets CISPR-25 Class 5 EMI limits without added filtering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable mixed-signal bridge driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLG46105V-TRN | Lacks HV GPOs and full-bridge driver; only supports up to 5.5 V outputs; no SENSE_A/B inputs or differential amplifier. | Suitable for low-voltage logic-level load switching only; cannot replace SLG47105V-TRN in motor or 12 V load applications. | Select only when high-voltage drive, current sensing, or motor control features are unnecessary. |
| DRV8876PWPR | Dedicated H-bridge driver (no programmable logic, no I²C, no PWM generator); requires external MCU for control and protection logic. | Used in fixed-function motor systems where GreenPAK's configurability adds no value; higher component count and firmware overhead. | Choose when cost-per-watt is prioritized over design flexibility and integration density. |
Compared with SLG46105V-TRN and DRV8876PWPR, the SLG47105V-TRN uniquely combines OTP-configurable logic, dual HV bridges, integrated current sensing, and closed-loop control blocks - reducing total system footprint and eliminating external analog support circuitry required by alternatives.
Availability
SLG47105V-TRN is available at Aetrix Electronics and suitable for motor drivers, smart lock actuation, and video security camera PTZ systems requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SLG47105V-TRN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog power, and SoC solutions for automotive, industrial, and IoT markets.
The SLG47105V-TRN belongs to the GreenPAK programmable mixed-signal ASIC family, designed to replace discrete logic, analog, and power components in space-constrained, cost-sensitive motor and load control applications.
FAQ
What is the maximum output voltage supported by SLG47105V-TRN on its HV pins?
The SLG47105V-TRN supports VDD2 up to 12.0 V (±10 %), meaning its high-voltage outputs can swing up to 12 V. This enables direct drive of 12 V solenoids, brushed DC motors, and LED strings without external level-shifting circuitry. The device maintains specified performance - including RDS(ON), current rating, and protection thresholds - across the full 3.3–12.0 V VDD2 range.
Does SLG47105V-TRN support I²C communication for runtime configuration?
Yes, SLG47105V-TRN includes a fully functional I²C interface compliant with standard-mode (100 kHz) and fast-mode (400 kHz) protocols. It allows real-time read/write access to PWM registers, fault status bits, oscillator settings, and macrocell configurations - enabling dynamic adjustments such as duty cycle changes or protection threshold updates without resetting the SLG47105V-TRN.
How does the SLG47105V-TRN implement over-current protection?
The SLG47105V-TRN uses dedicated SENSE_A and SENSE_B inputs connected to internal current sense comparators. Each comparator monitors voltage across an external shunt resistor and triggers OCP when current exceeds the threshold set by dynamic Vref scaling. Upon detection, the corresponding FAULT_A or FAULT_B pin asserts low, and the affected bridge is disabled - all within hardware, without MCU involvement.
Can SLG47105V-TRN generate sine-wave-like drive signals for smooth motor operation?
Yes, SLG47105V-TRN supports this via its two PWM macrocells operating in "Preset Registers Mode" with 16 user-programmable duty-cycle values. By sequencing these registers under timer or external trigger control, the SLG47105V-TRN synthesizes trapezoidal or near-sine waveforms - ideal for reducing torque ripple in brushed DC or simple stepper motor drives.
What thermal management features are built into SLG47105V-TRN?
The SLG47105V-TRN integrates thermal shutdown (TSD) with hysteresis and automatic recovery. When die temperature exceeds the trip point (typically 150 °C), all HV outputs disable and FAULT pins assert. After cooling below the release threshold (~135 °C), operation resumes autonomously. The STQFN-20 package includes an exposed thermal pad to enhance PCB heat dissipation - critical for sustained 2 A RMS operation.
SLG47105V-TRN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- -
- Function:
- -
- Output Configuration:
- -
- Interface:
- -
- Technology:
- -
- Step Resolution:
- -
- Applications:
- LED Triac Dimming
- Current - Output:
- -
- Voltage - Supply:
- 2.3V ~ 5.5V, 3V ~ 13.2V
- Voltage - Load:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-STQFN (2x3)
SLG47105V-TRN FAQ
1.How can I place an order for SLG47105V-TRN through Aetrix?
Please submit a Request for Quotation (RFQ) for SLG47105V-TRN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SLG47105V-TRN reliable?
The price and inventory of SLG47105V-TRN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG47105V-TRN is usually 5 days.
3.What payment methods are accepted for SLG47105V-TRN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG47105V-TRN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SLG47105V-TRN?
SLG47105V-TRN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SLG47105V-TRN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SLG47105V-TRN?
For technical support, including SLG47105V-TRN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG47105V-TRN requirements.
6.How does Aetrix verify that SLG47105V-TRN is sourced from the original manufacturer or authorized distributors?
All SLG47105V-TRN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG47105V-TRN meets industry standards.
7.What is the process for return or replacement of SLG47105V-TRN?
All SLG47105V-TRN units undergo pre-shipment inspection (PSI). If there is an issue with SLG47105V-TRN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SLG47105V-TRN part is unused and in its original packaging.
Return procedure for SLG47105V-TRN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SLG47105V-TRN Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

