Renesas SLG59H1012V
- Part No.:
- SLG59H1012V
- Manufacturer:
- Renesas
- Package:
- 18-PowerUFQFN
- Datasheet:
-
SLG59H1012V.pdf
- Description:
- A 4.8 MM POWER CONTROL SWITCH W
- Quantity:
- Payment:

- Shipping:

Inventory:2,363
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SLG59H1012V from Renesas Electronics is a high-voltage, self-powered NMOS load switch with 13.1 mΩ RDSON at 22 V, 6 A continuous current rating, -40 °C to 85 °C operating range, and integrated VIN overvoltage lockout selection (4 thresholds) and analog MOSFET current monitor output (10 µA/A). It serves as a protected power-rail switching element in telecom and high-performance computing systems.
For engineers reviewing the SLG59H1012V datasheet, SLG59H1012V pinout, SLG59H1012V application, or SLG59H1012V equivalent, key selection considerations include its 4.5–22 V input range, capacitor-adjustable slew rate control via CAP pin, resistor-programmable active current limit (1–7 A), and 18-pin STQFN 1.6 × 3.0 mm package with fused VIN/VOUT power pins.
Technical Context
The SLG59H1012V integrates a proprietary high-voltage GreenFET with copper pillar interconnects to achieve stable low RDSON (<14 mΩ max) across temperature and input voltage, while maintaining <0.05 mΩ/V ΔRDSON/ΔVIN and <0.06 mΩ/°C ΔRDSON/ΔT. Its state machine implements automatic SOA protection triggered at >5 W dissipation for >2.5 ms.
Control logic includes dual-stage current limiting (resistor-adjustable active limit + internal short-circuit clamp), open-drain FAULT signaling with <80 µs assertion time, and fast 4.4 kΩ output discharge. The IOUT analog monitor provides 10 µA/A scaling with 45 µs response to load steps, supporting real-time current sensing without external shunts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 22 V - supports 5 V, 9 V, 12 V, and 20 V point-of-load rails without external regulation |
| RDSON | 13.1 mΩ at 22 V, 25 °C - enables <0.5 W conduction loss at 6 A, reducing thermal stress in compact layouts |
| Continuous Current | 6 A - rated for sustained operation up to 85 °C ambient with proper PCB copper area |
| VIN OVLO Thresholds | 6 V / 10.8 V / 14.4 V / 24 V - selectable via SEL0/SEL1 pins to match system rail tolerance margins |
| IOUT Monitor Accuracy | ±7% (9.3–10.7 µA/A at 1 A) - enables ±100 mA current measurement resolution with 10 kΩ sense resistor |
| Thermal Resistance θJA | 40 °C/W - achievable on 1 in², 1 oz FR-4 pad; supports 6 A operation with ≤40 °C rise above ambient |
| Active Current Limit Range | 1 A to 7 A - set by 13.3 kΩ–91 kΩ RSET resistor; 30.1 kΩ yields 3.2 A typical limit |
Pinout & Package
SLG59H1012V is housed in a RoHS-compliant, 18-pin STQFN package measuring 1.6 × 3.0 mm with 0.40 mm pitch and fused power pins for low-inductance, high-current routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 ON | CMOS enable input | Level-sensitive control: HIGH (>0.9 V) initiates turn-on sequence; requires external pull-up or MCU GPIO drive |
| 2 SEL0, 14 SEL1 | OVLO threshold select inputs | Binary-coded selection of 4 VIN lockout thresholds (6 V to 24 V); logic LOW = GND, HIGH = 10 kΩ pull-up to VLOGIC |
| 3 GND | Main ground reference | Common return for charge pump, gate driver, current limit, and state machine; must connect directly to system power/analog plane |
| 4–8 VIN | Power input / FET drain | Fused 5-pin connection for 22 V input supply and nFET drain; requires ≥47 µF/50 V low-ESR capacitor to GND |
| 9–13 VOUT | Power output / FET source | Fused 5-pin connection for switched output and nFET source; requires ≥22 µF/50 V low-ESR capacitor to GND |
| 15 FAULT | Open-drain fault indicator | Asserts LOW within 80 µs on OVLO, current limit, or overtemperature; requires 100 kΩ pull-up to system logic supply |
| 16 CAP | Slew rate timing node | Connects to 10–20 nF ceramic capacitor to GND to set VOUT ramp time (1–8 ms) and prevent inrush-induced faults |
| 17 IOUT | Analog current monitor output | 10 µA/A proportional to load current; 0.5–4 V compliance range; bypass with 180 pF to GND for linearity |
| 18 RSET | Active current limit programming | 1%-tolerance metal-film resistor (13.3–91 kΩ) sets IACL from 1 A to 7 A; 30.1 kΩ → 3.2 A typical |
Key Features
| Feature | Design Value |
|---|---|
| Capacitor-adjustable VOUT slew rate | Configurable 1–4 V/ms ramp via 10–20 nF CAP pin capacitor, enabling monotonic start-up into capacitive loads |
| Four-level VIN overvoltage lockout | Selectable 6 V / 10.8 V / 14.4 V / 24 V thresholds via SEL0/SEL1 pins - matches diverse system rail tolerances |
| Integrated SOA protection | Automatically disables FET if power dissipation exceeds 5 W for >2.5 ms, preventing thermal runaway during overload |
| Resistor-programmable active current limit | 1–7 A adjustable limit using single 1%-tolerance RSET resistor - eliminates need for external current-sense amplifier |
| Fast 4.4 kΩ output discharge | Ensures rapid VOUT decay after shutdown (TFALL = 8–20 µs), preventing back-powering of downstream circuitry |
| MOSFET current analog monitor | 10 µA/A IOUT output with 45 µs response - enables real-time load monitoring with standard ADC, no shunt resistor required |
Applications
| Power-Rail Switching | Multifunction Printers |
|---|---|
|
Use Scenario: Sequenced power delivery to FPGA core, I/O, and memory rails in industrial edge compute modules. IC Role / Device Role / Timing Role: Primary load switch controlling 12 V/6 A main power domain with programmable inrush control and fault reporting. Use Value: Prevents voltage droop and system reset during hot-plug events via adjustable slew rate and 5 W SOA protection. |
Use Scenario: Independent power control for scanner lamp, paper feed motor, and print head drivers in office MFPs. IC Role / Device Role / Timing Role: High-side power switch with current monitoring for predictive maintenance of motor subsystems. Use Value: Enables real-time current profiling (via IOUT) to detect jam conditions or bearing wear before failure. |
| Telecommunications Equipment | High-performance Computing |
|
Use Scenario: Hot-swap power management for line card modules in 1 RU telecom chassis with 48 V intermediate bus. IC Role / Device Role / Timing Role: Protected 20 V PoL switch with VIN OVLO set to 24 V to tolerate transients on distributed 20 V rails. Use Value: Eliminates need for discrete OVLO circuitry and reduces BOM count while ensuring robust transient immunity. |
Use Scenario: GPU auxiliary power sequencing in AI accelerator servers requiring precise current-limited turn-on. IC Role / Device Role / Timing Role: Load switch with 3.2 A active current limit (RSET = 30.1 kΩ) and FAULT signaling to BMC. Use Value: Prevents inrush-induced voltage collapse on shared 12 V rails and enables automated fault logging via FAULT pin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar load switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS22990DRLR | Lower voltage (5.5 V max), smaller 1.0 × 1.5 mm DSBGA, no VIN OVLO selection or IOUT monitor | Targeted at mobile/embedded low-voltage rails only; lacks high-voltage protection and current telemetry | Choose for space-constrained 3.3 V/5 V apps where telemetry and OVLO are unnecessary |
| RTQ2132BGQW | Higher voltage (36 V), 12 A rating, but larger 4 × 4 mm QFN, no analog current monitor, only digital fault flag | Designed for industrial motor drives; lacks integrated current sensing and fine-grained OVLO selection | Choose when >6 A current or >22 V operation is required, accepting loss of IOUT telemetry |
Compared with TPS22990DRLR and RTQ2132BGQW, the SLG59H1012V uniquely combines 22 V operation, 6 A capability, 4-level OVLO, and 10 µA/A analog current monitoring in a 1.6 × 3.0 mm footprint-enabling compact, intelligent power rail control without external sensing components.
Availability
SLG59H1012V is available at Aetrix Electronics and suitable for telecommunications equipment, high-performance computing, multifunction printers, and large-format copiers requiring stable component supply and long-term industrial temperature support (-40 °C to 85 °C).
Supply support for SLG59H1012V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC products for automotive, industrial, infrastructure, and IoT applications.
The SLG59H1012V belongs to Renesas' High Voltage GreenFET family, engineered specifically for intelligent, protected power-rail switching in systems demanding high efficiency, accurate current monitoring, and robust fault handling under wide input voltage ranges.
FAQ
What is the maximum continuous current rating of the SLG59H1012V?
The SLG59H1012V is rated for 6 A continuous current at junction temperatures below 150 °C. This rating assumes proper PCB thermal design - including ≥1 in² of 1 oz copper connected to VIN/VOUT pins - and operation within the -40 °C to 85 °C ambient range. At 85 °C ambient, derating may apply depending on layout and airflow.
How does the SLG59H1012V implement overvoltage protection?
The SLG59H1012V features pin-selectable VIN overvoltage lockout (OVLO) with four thresholds: 6 V, 10.8 V, 14.4 V, and 24 V. Selection is made using SEL0 and SEL1 logic inputs. When VIN exceeds the selected threshold, the device opens the FET and asserts the FAULT pin within 80 µs. The OVLO remains active until VIN falls below the hysteresis band.
Can the SLG59H1012V monitor load current without an external shunt resistor?
Yes. The SLG59H1012V provides an analog current monitor output (IOUT) that delivers 10 µA per ampere of load current (IDS), with ±7% accuracy across 0.5–6 A. By connecting IOUT to a grounded sense resistor (e.g., 10 kΩ), users generate a proportional voltage (0–60 mV per A) for ADC measurement - eliminating the need for a separate shunt and amplifier.
What is the purpose of the CAP pin on the SLG59H1012V?
The CAP pin on the SLG59H1012V connects to an external capacitor (10–20 nF) that controls the VOUT slew rate and total turn-on time. This capacitor sets the linear ramp rate of the output voltage during startup, preventing inrush current spikes that could trigger current-limit or SOA protection. Typical slew rates range from 1–4 V/ms depending on VIN and CSLEW value.
Does the SLG59H1012V provide thermal protection?
Yes. The SLG59H1012V includes integrated thermal protection that shuts down the FET when die temperature exceeds 150 °C (THERMON) and automatically recovers when temperature drops below 125 °C (THERMOFF). This protection operates independently of current limit and SOA functions, providing redundant safety against sustained overload or poor heatsinking conditions.
SLG59H1012V Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 18-PowerUFQFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- -
- Voltage - Load:
- -
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 22V
- Current - Output (Max):
- 6A
- Rds On (Typ):
- 13.1mOhm
- Input Type:
- CMOS
- Features:
- -
- Fault Protection:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 18-STQFN (1.6x3)
SLG59H1012V FAQ
1.How can I place an order for SLG59H1012V through Aetrix?
Please submit a Request for Quotation (RFQ) for SLG59H1012V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SLG59H1012V reliable?
The price and inventory of SLG59H1012V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG59H1012V is usually 5 days.
3.What payment methods are accepted for SLG59H1012V?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG59H1012V transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SLG59H1012V?
SLG59H1012V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SLG59H1012V order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SLG59H1012V?
For technical support, including SLG59H1012V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG59H1012V requirements.
6.How does Aetrix verify that SLG59H1012V is sourced from the original manufacturer or authorized distributors?
All SLG59H1012V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG59H1012V meets industry standards.
7.What is the process for return or replacement of SLG59H1012V?
All SLG59H1012V units undergo pre-shipment inspection (PSI). If there is an issue with SLG59H1012V, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SLG59H1012V part is unused and in its original packaging.
Return procedure for SLG59H1012V:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SLG59H1012V Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

