Renesas SLG59H1020V
- Part No.:
- SLG59H1020V
- Manufacturer:
- Renesas
- Package:
- 18-PowerUFQFN
- Datasheet:
-
SLG59H1020V.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:1 18STQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SLG59H1020V from Renesas Electronics is a 20 V, 50 mΩ, 3 A reverse-blocking NMOS load switch with VIN overvoltage lockout select and analog MOSFET current monitor output (10 µA/A). It integrates back-to-back FETs for bidirectional blocking, supports 4.5–20 V input rails, and delivers stable RDS(ON) across temperature and voltage. It is deployed in high-performance computing power-rail switching where precise inrush control and real-time current monitoring are required.
For engineers reviewing the SLG59H1020V datasheet, SLG59H1020V pinout, SLG59H1020V application, or SLG59H1020V equivalent, key selection criteria include its 4-level VIN OVLO selectability via SEL0/SEL1 pins, capacitor-adjustable slew rate (CSLEW), resistor-programmable active current limit (RSET), open-drain FAULT signaling, and 18-pin STQFN package with fused VIN/VOUT terminals for low-inductance, high-current routing.
Technical Context
The SLG59H1020V implements a proprietary high-voltage GreenFET architecture with dual back-to-back n-channel MOSFETs enabling true reverse-current blocking when OFF. Its state machine manages turn-on slew rate, active current limiting, SOA protection (5 W threshold), and thermal shutdown (125 °C trip).
It features a self-powered gate driver with integrated charge pump, eliminating external bias requirements. The analog IOUT monitor provides 10 µA/A linearity (0.5–3 A range) with 45 µs response time, while FAULT asserts within 80 µs on overvoltage, overcurrent, or overtemperature events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 20 V - supports wide industrial and computing rail voltages without external regulation |
| RDS(ON) | 50 mΩ at VIN = 20 V, TA = 25 °C - enables low conduction loss at full 3 A load |
| Continuous Current | 3 A - rated for sustained operation up to 150 °C junction temperature |
| VIN OVLO Thresholds | 6.0 V / 10.8 V / 17.0 V / 22.0 V - selectable via SEL0/SEL1 pins for flexible system-level overvoltage protection |
| IOUT Monitor Accuracy | 9.3–10.7 µA/A at IDS = 1 A - enables ±7% current sensing resolution with external RIOUT resistor |
| Thermal Resistance θJA | 40 °C/W - achieved via 1.6 × 3.0 mm STQFN package with copper pillar interconnects for high-power density |
| Active Current Limit | 1–3 A - set by 30.1 kΩ to 91 kΩ RSET resistor with ±15% tolerance over voltage and temperature |
Pinout & Package
SLG59H1020V is housed in a RoHS-compliant, 1.6 × 3.0 mm, 0.40 mm pitch STQFN-18 package with exposed thermal pad. The layout fuses multiple pins per function (5× VIN, 5× VOUT) to minimize trace inductance and thermal resistance for high-current paths.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 ON | CMOS enable input | Level-sensitive control pin (VIH > 0.9 V); initiates state machine; requires external pull-up or MCU GPO drive |
| 2 SEL0, 14 SEL1 | OVLO threshold select inputs | LSB/MSB pair setting one of four VIN lockout thresholds (6.0/10.8/17.0/22.0 V); logic levels defined by VIL < 0.3 V, VIH > 1.65 V |
| 3 GND | Main ground reference | Common return for charge pump, gate driver, current-limit circuitry, and state machine - must connect directly to low-impedance plane |
| 4–8 VIN | Power input terminals | Fused drain-side connections for primary MOSFET; require ≥47 µF low-ESR input capacitance rated ≥50 V |
| 9–13 VOUT | Power output terminals | Fused source-side connections for secondary MOSFET; require ≥22 µF low-ESR output capacitance rated ≥50 V |
| 15 FAULT | Open-drain fault indicator | Asserts low within 80 µs on OVLO, current limit, or overtemperature; requires 100 kΩ pull-up to local logic supply |
| 16 CAP | Slew rate timing node | Connects to 10–20 nF ceramic capacitor to set VOUT ramp time and prevent inrush-induced SOA trips |
| 17 IOUT | Analog current monitor output | 10 µA/A proportional output; 0.5–4 V compliance range; bypass with 180 pF for optimal linearity and bandwidth |
| 18 RSET | Active current limit programming | Accepts 30–91 kΩ 1% metal-film resistor to set IACL from 1 A to 3 A; defines short-circuit response behavior |
Key Features
| Feature | Design Value |
|---|---|
| Back-to-back reverse blocking | Eliminates need for external diode in bidirectional power path applications; blocks reverse current when OFF |
| Capacitor-adjustable slew rate | CSLEW (10–20 nF) sets monotonic VOUT ramp time - prevents non-monotonic start-up into capacitive loads |
| 4-level VIN overvoltage lockout | SEL0/SEL1 pins configure OVLO thresholds (6.0/10.8/17.0/22.0 V) without firmware or external comparators |
| SOA protection with 5 W threshold | Automatically disables FET if power dissipation exceeds 5 W for >2.5 ms - protects against overload and thermal runaway |
| Integrated current monitor (IOUT) | 10 µA/A analog output enables real-time load current measurement using single ground-referenced resistor |
| Self-powered gate driver | On-chip charge pump eliminates need for external VBIAS supply - simplifies BOM and layout |
Applications
| Power-Rail Switching | Multifunction Printers |
|---|---|
Use Scenario: Sequenced activation of 12 V and 20 V subsystems in server motherboard VRM distribution networks. IC Role / Device Role / Timing Role: High-side load switch controlling power delivery to FPGA or ASIC core rails with programmable inrush control. Use Value: Prevents bus droop and false resets during hot-swap events via adjustable slew rate and 3 A continuous rating. |
Use Scenario: Independent power control for print engine, scanner, and network interface modules in enterprise MFPs. IC Role / Device Role / Timing Role: Reverse-blocking load switch isolating 20 V motor drivers and 5 V logic rails during sleep/wake transitions. Use Value: Enables zero reverse leakage (<3 µA) and fast fault reporting (80 µs) to maintain system-level energy certification. |
| Telecommunications Equipment | High-performance Computing |
Use Scenario: Hot-swap power management for line cards in 48 V intermediate bus architectures converted to 20 V point-of-load rails. IC Role / Device Role / Timing Role: Input-protected load switch with VIN OVLO set to 22 V to tolerate transients on telecom DC feeds. Use Value: Eliminates need for discrete OVLO circuitry while providing 40 °C/W thermal performance in dense card layouts. |
Use Scenario: GPU auxiliary rail switching in AI accelerators requiring real-time current telemetry for thermal throttling decisions. IC Role / Device Role / Timing Role: Current-monitoring load switch feeding 20 V/3 A to memory subsystems with analog IOUT routed to system ADC. Use Value: Delivers 10 µA/A monitoring accuracy and 45 µs response time - enabling closed-loop current-based power capping. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar load switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS22992DNYT | Single-FET topology; no reverse blocking; 5.5 V max VIN; 4.2 mΩ RDS(ON); no IOUT monitor | Only suitable for unidirectional 3.3–5.5 V rails; lacks OVLO select and current telemetry | Select only for low-voltage, cost-sensitive applications where reverse blocking and analog monitoring are unnecessary |
| RTQ2132BGQW | 20 V, 3.5 A, 16 mΩ; includes reverse-current blocking but no VIN OVLO select or IOUT output | Supports higher current and lower RDS(ON), but requires external OVLO comparator and current sense amplifier | Prefer when ultra-low conduction loss is critical and system design can accommodate added external components |
Compared with TPS22992DNYT and RTQ2132BGQW, the SLG59H1020V uniquely integrates reverse blocking, 4-level VIN OVLO select, and analog current monitoring in a single 1.6 × 3.0 mm package - reducing component count and PCB area for high-voltage industrial and computing power sequencing.
Availability
SLG59H1020V is available at Aetrix Electronics and suitable for power-rail switching, multifunction printers, telecommunications equipment, and high-performance computing applications requiring stable component supply, extended temperature operation (-40 °C to +85 °C), and RoHS-compliant packaging.
Supply support for SLG59H1020V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC products for automotive, industrial, infrastructure, and IoT markets.
The SLG59H1020V belongs to Renesas' High Voltage GreenFET load switch family, engineered specifically for robust, high-current power sequencing in space-constrained industrial and computing systems with stringent reliability and protection requirements.
FAQ
What is the maximum input voltage the SLG59H1020V can withstand continuously?
The SLG59H1020V supports continuous input voltages from 4.5 V to 20 V. Its absolute maximum rating allows pulsed VIN up to 32 V for <0.1 s, and the device itself is 29-V tolerant - enabling safe operation under transient overvoltage conditions common in industrial power rails. This makes SLG59H1020V suitable for 20 V nominal systems with margin for surge events.
How does the SLG59H1020V achieve reverse-current blocking?
The SLG59H1020V uses two back-to-back n-channel MOSFETs in series, configured so that when the device is OFF, both FETs are biased into cutoff - blocking current flow in either direction between VIN and VOUT. This eliminates the need for an external blocking diode and ensures reverse leakage remains below 3 µA at VOUT = 20 V and VIN = 0 V, as specified in the datasheet.
Can the SLG59H1020V's current limit be adjusted, and how?
Yes, the SLG59H1020V's active current limit (IACL) is resistor-programmable via the RSET pin. A 1%-tolerance metal-film resistor between 30 kΩ and 91 kΩ sets IACL from 3 A down to 1 A - e.g., 30.1 kΩ yields 3.2 A typical, while 91 kΩ yields 1 A. This adjustment directly affects short-circuit response and SOA behavior, and is validated across -40 °C to +85 °C.
What is the purpose of the CAP pin on the SLG59H1020V?
The CAP pin on the SLG59H1020V connects to an external 10–20 nF ceramic capacitor that controls the VOUT slew rate and total turn-on time. This capacitor sets the linear ramp of the output voltage during startup, preventing inrush current spikes that could trigger SOA protection or cause bus droop. The value is selected based on load capacitance and desired ramp time per the Safe Start-up Loading tables in the datasheet.
Does the SLG59H1020V provide analog current monitoring, and what is its accuracy?
Yes, the SLG59H1020V provides an analog current monitor output (IOUT) with a nominal transfer function of 10 µA per ampere of load current. At IDS = 1 A, the output is 9.3–10.7 µA (±7%), and linearity is optimized for 0.5–3 A. With a ground-referenced RIOUT resistor (e.g., 84.5 kΩ), this yields 0.8–3.0 V output, enabling direct ADC interfacing without signal conditioning for SLG59H1020V current telemetry.
SLG59H1020V Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 18-PowerUFQFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 4.5V ~ 20V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 3A
- Rds On (Typ):
- 50mOhm
- Input Type:
- CMOS
- Features:
- Slew Rate Controlled
- Fault Protection:
- Current Limiting (Adjustable), Over Temperature, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 18-STQFN (1.6x3)
SLG59H1020V FAQ
1.How can I place an order for SLG59H1020V through Aetrix?
Please submit a Request for Quotation (RFQ) for SLG59H1020V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SLG59H1020V reliable?
The price and inventory of SLG59H1020V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG59H1020V is usually 5 days.
3.What payment methods are accepted for SLG59H1020V?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG59H1020V transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SLG59H1020V?
SLG59H1020V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SLG59H1020V order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SLG59H1020V?
For technical support, including SLG59H1020V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG59H1020V requirements.
6.How does Aetrix verify that SLG59H1020V is sourced from the original manufacturer or authorized distributors?
All SLG59H1020V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG59H1020V meets industry standards.
7.What is the process for return or replacement of SLG59H1020V?
All SLG59H1020V units undergo pre-shipment inspection (PSI). If there is an issue with SLG59H1020V, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SLG59H1020V part is unused and in its original packaging.
Return procedure for SLG59H1020V:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SLG59H1020V Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
