Renesas SLG59H1127V
- Part No.:
- SLG59H1127V
- Manufacturer:
- Renesas
- Package:
- 18-PowerUFQFN
- Datasheet:
-
SLG59H1127V.pdf
- Description:
- A 4.8 MM POWER CONTROL SWITCH W
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SLG59H1127V from Renesas Electronics is a high-voltage, self-powered nFET load switch optimized for 4.5 V to 13.2 V power rails delivering up to 4 A continuous current with 15 mΩ RDSON at 12 V, integrated VIN lockout select (14.4 V typical), and open-drain Power Good output - deployed in enterprise computing point-of-load distribution and PCIe adapter cards.
For engineers reviewing the SLG59H1127V datasheet, SLG59H1127V pinout, SLG59H1127V application, or SLG59H1127V equivalent, this device offers capacitor-adjustable slew rate control, dual-stage current limiting (resistor-set active limit + internal short-circuit clamp), automatic SOA protection at 5 W, fast 4.4 kΩ output discharge, and thermal shutdown at 125 °C - all in an industrial-grade STQFN package.
Technical Context
The SLG59H1127V integrates a proprietary copper-pillar interconnect nFET with stable RDSON (<0.05 mΩ/V ΔRDSON/ΔVIN, <0.06 mΩ/°C ΔRDSON/ΔT) and a state machine managing ON timing, PG assertion (90% VOUT/VIN threshold with 5% hysteresis), FAULT signaling (VIN OVLO, current-limit, overtemperature), and SOA protection triggered after >2.5 ms at >5 W dissipation.
Its architecture supports external configuration via RSET (18–91 kΩ) for active current limit (1–5 A), CAP (10–20 nF) for VOUT slew rate (2.7–3.9 V/ms), and SEL pin to fix VIN OVLO at 14.4 V - while maintaining ultra-low quiescent current (0.5 mA typ.) and OFF-mode leakage (1 µA typ.).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 13.2 V - supports 5 V and 12 V rails with 14.4 V VIN OVLO threshold when SEL = GND. |
| Continuous Current | 4 A - maximum steady-state load current before thermal or SOA shutdown. |
| RDSON | 15 mΩ at VIN = 12 V, TA = 25 °C - enables low conduction loss and <100 mW dissipation at 4 A. |
| Power Good Threshold | 90% of VIN with 5% hysteresis - provides reliable rail-valid signaling for downstream sequencing. |
| Active Current Limit | Adjustable 1–5 A via RSET resistor - sets precise overcurrent trip level independent of load impedance. |
| SOA Protection | 5 W threshold for >2.5 ms - prevents FET damage during heavy capacitive or resistive inrush events. |
| Thermal Shutdown | 125 °C junction temperature - disables FET until die cools to 100 °C, enabling automatic recovery. |
Pinout & Package
SLG59H1127V is housed in a RoHS-compliant, 1.6 × 3.0 mm, 0.40 mm pitch STQFN-18 package with fused VIN (pins 4–8) and VOUT (pins 9–13) terminals for low-inductance, high-current routing and minimal thermal resistance (θJA = 40 °C/W with 1 in² copper).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ON (Pin 1) | CMOS enable input | Level-sensitive HIGH activation (VIH > 0.9 V); no internal pull-down - must be driven by MCU GPO. |
| SEL (Pin 2) | VIN OVLO configuration | Connect to GND to set 14.4 V overvoltage lockout threshold; floating not allowed. |
| GND (Pin 3) | Main ground reference | Reference for charge pump, gate driver, current sense, and state machine - requires low-impedance plane connection. |
| VIN (Pins 4–8) | Power input / FET drain | Fused 5-pin input for 4 A operation; requires ≥22 µF/20 V low-ESR capacitor directly at pad. |
| VOUT (Pins 9–13) | Power output / FET source | Fused 5-pin output; connects to load and CLOAD; same capacitor requirements as VIN. |
| PG (Pin 14) | Open-drain rail-valid signal | Asserts when VOUT ≥ 90% VIN; deasserts at 85% VIN; undefined below 4 V VIN. |
| FAULT (Pin 15) | Open-drain fault indicator | Asserts within 80 µs on VIN OVLO, current limit, or overtemperature; requires 100 kΩ pull-up. |
| CAP (Pin 16) | Slew rate timing node | Connects to 10–20 nF ceramic capacitor to set VOUT ramp time (1–6 ms) and inrush control. |
| NC (Pin 17) | No connect | Not internally bonded - leave unconnected and unpopulated on PCB. |
| RSET (Pin 18) | Current limit programming | 1%-tolerance metal-film resistor (18–91 kΩ) sets active IACL from 1 A to 5 A. |
Key Features
| Feature | Design Value |
|---|---|
| Capacitor-adjustable slew rate | 10–20 nF on CAP pin tunes VOUT rise time from 1.6 ms to 6 ms (at 12 V), preventing inrush-induced faults. |
| Dual-stage current limiting | Resistor-programmable active limit (1–5 A) plus fixed 0.5 A short-circuit clamp - protects against both sustained and transient overloads. |
| Automatic Safe Operating Area (SOA) protection | 5 W power-dissipation threshold triggers FET shutdown after 2.5 ms, then auto-restarts after 160 ms cool-down. |
| Fast 4.4 kΩ output discharge | Ensures rapid VOUT decay (<25 µs fall time) when disabled, eliminating hold-up voltage in multi-rail systems. |
| VIN lockout select with PG output | SEL pin fixes 14.4 V OVLO; PG provides sequenced power-good confirmation with 1.25 ms assertion delay and 7 µs deassertion. |
Applications
| Enterprise Server Point-of-Load | PCIe Adapter Card Power Rail |
|---|---|
Use Scenario: Isolating 12 V auxiliary rails for hot-pluggable add-in cards in data center servers. IC Role / Device Role / Timing Role: Load switch controlling power delivery to FPGA, PHY, or memory subsystems with precise sequencing via PG signal. Use Value: Prevents backfeed and inrush damage during card insertion; 15 mΩ RDSON minimizes voltage drop across 4 A loads. |
Use Scenario: Enabling/disabling 12 V VCCIO or 3.3 V auxiliary rails on PCIe Gen4/Gen5 expansion cards. IC Role / Device Role / Timing Role: High-side power switch with programmable current limit and fault reporting for compliance with PCIe power management specs. Use Value: Dual-stage current limiting avoids false trips during transient loading; FAULT pin signals violations to host controller. |
| Multifunction Printer Power Management | Fan Motor Control Interface |
Use Scenario: Sequencing power to print engine submodules (laser diode, fuser heater, paper transport) in office MFPs. IC Role / Device Role / Timing Role: Independent rail switch with VIN lockout and PG feedback to microcontroller for safe startup/shutdown. Use Value: 14.4 V OVLO prevents damage from 12 V rail overshoot; SOA protection handles large CLOAD on heater circuits. |
Use Scenario: Driving 12 V DC brushless fans with soft-start and overcurrent protection in network switches and storage enclosures. IC Role / Device Role / Timing Role: Controlled turn-on switch with adjustable slew rate to eliminate audible coil whine and EMI spikes. Use Value: CAP pin tuning achieves 2–4 V/ms slew rates; 4 A rating supports high-CFM fan motors without derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar load switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS22990DMLR | Lower RDSON (8.5 mΩ), but fixed 5.5 V max VIN; no VIN OVLO or SOA protection; 2.5 A rated. | Suitable only for ≤5.5 V rails; lacks PG output and programmable current limit - limited to simple on/off switching. | Select when operating strictly at 3.3 V/5 V with minimal BOM count; avoid for 12 V or safety-critical rails. |
| MPQ2722BGU-A | 12 V rated, 12 mΩ RDSON, but no PG output; only internal 4.5 A current limit (non-adjustable); no SOA protection. | Supports 12 V rails but lacks rail validation and overload energy monitoring - insufficient for enterprise-grade reliability. | Choose for cost-sensitive 12 V applications where PG signaling and SOA are non-essential; verify thermal margin at full load. |
Compared with TPS22990DMLR and MPQ2722BGU-A, SLG59H1127V uniquely combines 12 V operation, adjustable current limiting, 5 W SOA protection, and Power Good signaling - making it the only option qualified for mission-critical 12 V point-of-load isolation with full fault visibility and autonomous recovery.
Availability
SLG59H1127V is available at Aetrix Electronics and suitable for enterprise computing, telecom infrastructure, and industrial embedded systems requiring stable component supply, long-term lifecycle support, and guaranteed traceability for high-reliability power distribution designs.
Supply support for SLG59H1127V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise markets.
The SLG59H1127V belongs to Renesas' High Voltage GreenFET family - engineered specifically for robust, high-efficiency power rail switching in 5 V to 12 V systems demanding precision current limiting, rail monitoring, and autonomous fault recovery.
FAQ
What is the maximum input voltage the SLG59H1127V can withstand continuously?
The SLG59H1127V supports continuous input voltages from 4.5 V to 13.2 V. Its absolute maximum rating is 16 V, but sustained operation above 13.2 V violates specification limits. With SEL tied to GND, the device asserts FAULT and disables the FET if VIN exceeds 14.4 V (typical OVLO threshold), protecting downstream circuitry. Operation beyond 13.2 V is not characterized or guaranteed.
How does the SLG59H1127V implement Safe Operating Area (SOA) protection?
The SLG59H1127V monitors instantaneous power dissipation and triggers SOA protection if >5 W is sustained for longer than 2.5 ms - such as during heavy capacitive inrush or low-RLOAD current limiting. Upon detection, the FET turns off immediately. After a fixed 160 ms cooldown, the device automatically attempts to resume normal operation if the overload condition has cleared. This behavior is fully autonomous and requires no external intervention.
Can the SLG59H1127V be used without connecting the CAP pin?
No - the CAP pin must be connected to a 10–20 nF ceramic capacitor (rated ≥10 V) between CAP and GND. This capacitor sets the VOUT slew rate and total turn-on time; omitting it results in uncontrolled inrush current, potential SOA violation, and unreliable PG assertion. The datasheet specifies CSLEW = 10 nF for nominal 3.2 V/ms slew rate at 12 V, and values outside 10–20 nF degrade timing predictability and protection accuracy.
What is the purpose of the RSET pin on the SLG59H1127V?
The RSET pin accepts a precision 1%-tolerance metal-film resistor (18–91 kΩ) to program the active current limit (IACL) between 1 A and 5 A. For example, a 30.1 kΩ resistor sets IACL = 3.2 A (typ.). This resistor defines the trip point for sustained overcurrent events, while a separate internal 0.5 A short-circuit clamp handles extreme faults. RSET enables design flexibility without changing ICs for varying load profiles.
Does the SLG59H1127V provide reverse current blocking?
No - the SLG59H1127V is a single N-channel MOSFET load switch with source-connected to VOUT and drain to VIN. It does not include body-diode reverse-blocking capability. If reverse current flow from VOUT to VIN must be prevented (e.g., in OR-ing or battery-backup configurations), an external Schottky diode or dedicated reverse-blocking load switch is required. The device's architecture prioritizes low RDSON and high forward current over bidirectional control.
SLG59H1127V Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 18-PowerUFQFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- -
- Voltage - Load:
- -
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 13.2V
- Current - Output (Max):
- 4A
- Rds On (Typ):
- 15mOhm
- Input Type:
- CMOS
- Features:
- -
- Fault Protection:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 18-STQFN (1.6x3)
SLG59H1127V FAQ
1.How can I place an order for SLG59H1127V through Aetrix?
Please submit a Request for Quotation (RFQ) for SLG59H1127V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SLG59H1127V reliable?
The price and inventory of SLG59H1127V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG59H1127V is usually 5 days.
3.What payment methods are accepted for SLG59H1127V?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG59H1127V transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SLG59H1127V?
SLG59H1127V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SLG59H1127V order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SLG59H1127V?
For technical support, including SLG59H1127V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG59H1127V requirements.
6.How does Aetrix verify that SLG59H1127V is sourced from the original manufacturer or authorized distributors?
All SLG59H1127V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG59H1127V meets industry standards.
7.What is the process for return or replacement of SLG59H1127V?
All SLG59H1127V units undergo pre-shipment inspection (PSI). If there is an issue with SLG59H1127V, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SLG59H1127V part is unused and in its original packaging.
Return procedure for SLG59H1127V:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SLG59H1127V Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

