Renesas SLG59H1313C
- Part No.:
- SLG59H1313C
- Manufacturer:
- Renesas
- Package:
- 12-XFBGA, WLCSP
- Datasheet:
-
SLG59H1313C.pdf
- Description:
- IC PWR SWITCH N-CHAN 1:1 12WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,780
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SLG59H1313C from Renesas Electronics is a 23 mΩ, 4.5 A n-channel load switch IC with integrated surge protection (IEC61000-4-5 >100 V), adjustable over-voltage protection (4–20 V), and fast 50 ns OVP response time. It operates from 2.5 V to 20 V input, features thermal shutdown at 145°C, and delivers power sequencing and fault protection in wearable and mobile power rails.
For engineers reviewing the SLG59H1313C datasheet, SLG59H1313C pinout, SLG59H1313C application, or SLG59H1313C equivalent, this page provides verified electrical parameters, WLCSP package layout guidance, PG signal behavior under VIN stability, and real-world OVP threshold configuration using external resistors - all critical for low-voltage system power integrity design.
Technical Context
The SLG59H1313C integrates a low-RDSON nFET switch with internal clamp circuitry enabling 100 V surge tolerance and precise over-voltage lockout via an externally adjustable OVLO pin. Its logic-controlled ON input drives gate driver and charge pump circuitry to manage turn-on/turn-off timing with soft-start (30 ms) and debounce (15 ms) functions.
Protection architecture combines fast OVP (50 ns response), 7 A over-current detection, and thermal shutdown (145°C with 20°C hysteresis). The open-drain PG output asserts low only when VIN remains within both minimum (2.5 V) and OVLO thresholds - providing unambiguous power-good status without external supervision.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RDSON | 23 mΩ typ at 5 V, 25°C - enables <115 mW conduction loss at 4.5 A, minimizing thermal rise in compact layouts. |
| OVP Threshold | Adjustable 4–20 V via external resistor divider on OVLO pin - supports flexible system-level rail monitoring without redesign. |
| Surge Protection | IEC61000-4-5 compliant >100 V - protects downstream components against transient surges without external TVS diodes. |
| PG Output Logic | Open-drain, active-low - sinks current only when 2.5 V < VIN < VOVLO, simplifying host MCU power-rail health monitoring. |
| Thermal Shutdown | 145°C typical with 20°C hysteresis - prevents permanent damage during sustained overload while allowing safe recovery. |
| Quiescent Current | 245 µA typ in ON state, 0.15 µA typ in OFF state - preserves battery life in always-on portable devices. |
| Turn-off Time | 50 ns typical - ensures rapid isolation during over-voltage events, limiting energy transfer to protected loads. |
Pinout & Package
SLG59H1313C uses a 12-ball, 1.3 mm × 1.8 mm, 0.4 mm pitch WLCSP package with three IN and three OUT ball contacts for low-inductance, high-current routing and thermal dissipation. Pin A1 is marked with laser index.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN (B3, C2, C3) | Power input and switch source | Three parallel balls reduce trace resistance and inductance; requires ≥0.57 µF/30 V bypass capacitor directly at package. |
| OUT (A2, A3, B2) | Switch output to load | Three parallel balls support 4.5 A continuous current; connects to ≥0.47 µF/30 V output capacitor for stability. |
| ON (A1) | Active-low enable control | CMOS input with VIL < 0.5 V and VIH > 1.2 V - must be driven by MCU GPIO; floating prohibited. |
| PG (B1) | Power-good status indicator | Open-drain output pulled low only when VIN is stable between 2.5 V and configured VOVLO; requires external pull-up. |
| OVLO (C1) | OVP threshold adjustment | Analog input accepting resistor-divider network to set trip voltage from 4 V to 20 V; min R1 = 1 MΩ. |
| GND (A4, B4, C4) | Analog ground reference | Three dedicated GND balls provide low-impedance return path for switching current and internal logic. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable OVP | Configurable 4–20 V trip point via external resistor divider - eliminates need for multiple fixed-threshold variants. |
| Integrated Surge Clamp | Withstands >100 V IEC61000-4-5 surges - removes requirement for discrete TVS diodes in space-constrained designs. |
| Fast OVP Response | 50 ns typical turn-off delay - limits fault energy delivered to downstream circuits during transients. |
| Multi-contact Power Balls | Three IN and three OUT balls - reduces current density per ball and improves thermal performance vs. single-contact alternatives. |
| Startup Current Protection | 1 A current limit during power-up - prevents inrush-induced voltage droop and false OVP triggering. |
Applications
| USB OTG Power Path | Smartphone Main Rail Switching |
|---|---|
|
Use Scenario: Managing bidirectional power flow between USB port and battery during OTG mode, where device acts as host. IC Role / Device Role / Timing Role: Load switch enabling/disabling VBUS path while leveraging body diode conduction (0.7 V drop) during reverse bias until ON is asserted. Use Value: Eliminates need for separate ideal diode controller; 1.8 A max diode current supports short-duration OTG handshake without thermal violation. |
Use Scenario: Isolating AP core voltage rail from PMIC during sleep/wake transitions to minimize leakage and improve power-state fidelity. IC Role / Device Role / Timing Role: Controlled power gate with 30 ms soft-start and 15 ms input debounce - prevents brown-out during rail activation. Use Value: Ensures clean power ramp with no overshoot or oscillation; PG signal synchronizes firmware initialization with rail stability. |
| Wearable Battery Charging Interface | Tablet PC Peripheral Power Management |
|
Use Scenario: Enabling/disabling charging path from USB-C PD adapter to single-cell Li-ion battery, subject to variable input voltage (5–20 V). IC Role / Device Role / Timing Role: Adjustable OVP guardrail (set to 12.6 V) prevents overcharge; 23 mΩ RDSON minimizes heat in thermally isolated enclosure. Use Value: Enables single-component solution for wide-input charging interface with built-in surge immunity and thermal safety. |
Use Scenario: Power gating camera, display backlight, or audio codec modules in tablet PCs to meet dynamic power budget constraints. IC Role / Device Role / Timing Role: High-current (4.5 A) load switch with 7 A OCP - handles peak module loads while preventing board-level faults. Use Value: Replaces discrete MOSFET + driver + protection IC stack, reducing BOM count and PCB area by >40%. |
Availability
SLG59H1313C is available at Aetrix Electronics and suitable for wearable devices, smartphone power sequencing, and tablet peripheral management requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SLG59H1313C includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog power, and SoC solutions for automotive, industrial, and consumer applications.
The SLG59H1313C belongs to Renesas' GreenFET family of intelligent load switches, designed specifically for ultra-compact, high-reliability power management in battery-powered mobile and wearable systems.
FAQ
What is the maximum input voltage rating for SLG59H1313C?
The SLG59H1313C has an absolute maximum input voltage rating of 29 Vdc, with recommended operating range up to 20 Vdc. Its internal clamp circuit protects downstream circuitry from surges exceeding 100 V per IEC61000-4-5, but continuous operation above 20 V is not specified in the datasheet. Always maintain VIN ≤ 20 V for reliable long-term function of SLG59H1313C.
How does the PG pin behave when VIN exceeds the OVP threshold?
When VIN rises above the configured OVLO threshold, the SLG59H1313C immediately disables the internal FET and places the PG pin in high-impedance state - it neither pulls low nor sources current. This deassertion signals loss of valid input power to the host system. PG only drives low when VIN is confirmed stable between 2.5 V and the active OVLO threshold, ensuring SLG59H1313C delivers unambiguous power-good status.
Can SLG59H1313C be used without external resistors on the OVLO pin?
Yes - connecting the OVLO pin directly to GND configures SLG59H1313C to use its internal 6.5 V (typ) over-voltage lockout threshold. This eliminates external components for basic protection, while retaining full functionality including PG assertion, thermal shutdown, and OCP. The internal threshold is factory-trimmed and specified across temperature (-40°C to 85°C) per the SLG59H1313C datasheet.
What is the purpose of the three IN and three OUT ball contacts on SLG59H1313C?
The triple IN (B3, C2, C3) and triple OUT (A2, A3, B2) ball configuration in SLG59H1313C reduces current density per contact, lowers effective trace inductance, and improves thermal dissipation - critical for sustaining 4.5 A continuous current in a 2.34 mm² WLCSP footprint. Each group shares the same net, enabling robust power delivery without vias or complex fanout, and directly supports the 23 mΩ RDSON specification under real-world PCB layout conditions.
Does SLG59H1313C support reverse current blocking during shutdown?
No - SLG59H1313C does not include active reverse current blocking. When disabled (ON = high), the internal nFET is off but its body diode remains forward-biased if VOUT > VIN, permitting reverse conduction up to 1.8 A DC. For applications requiring reverse blocking, an external pFET or dedicated reverse-current protection IC must be added upstream or downstream of SLG59H1313C.
SLG59H1313C Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 12-XFBGA, WLCSP
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.5V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- 2.5V ~ 20V
- Current - Output (Max):
- 4.5A
- Rds On (Typ):
- 23mOhm
- Input Type:
- CMOS
- Features:
- -
- Fault Protection:
- Current Limiting (Adjustable), Over Temperature, Over Voltage, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-WLCSP (1.3x1.8)
SLG59H1313C FAQ
1.How can I place an order for SLG59H1313C through Aetrix?
Please submit a Request for Quotation (RFQ) for SLG59H1313C on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SLG59H1313C reliable?
The price and inventory of SLG59H1313C are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG59H1313C is usually 5 days.
3.What payment methods are accepted for SLG59H1313C?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG59H1313C transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SLG59H1313C?
SLG59H1313C orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SLG59H1313C order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SLG59H1313C?
For technical support, including SLG59H1313C datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG59H1313C requirements.
6.How does Aetrix verify that SLG59H1313C is sourced from the original manufacturer or authorized distributors?
All SLG59H1313C products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG59H1313C meets industry standards.
7.What is the process for return or replacement of SLG59H1313C?
All SLG59H1313C units undergo pre-shipment inspection (PSI). If there is an issue with SLG59H1313C, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SLG59H1313C part is unused and in its original packaging.
Return procedure for SLG59H1313C:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SLG59H1313C Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
