Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Distribution Switches, Load Drivers

Renesas SLG59M1556V

Name: SLG59M1556V
Brand: Renesas
SKU: SLG59M1556V
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SLG59M1556V

Manufacturer:: Renesas

Category:: Power Distribution Switches, Load Drivers

Package:: 4-UFDFN

Datasheet:: SLG59M1556V.pdf

Description:: IC PWR SWITCH N-CHAN 1:1 4STDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:5,182

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SLG59M1556V from Renesas Electronics is a single-channel GreenFET load switch IC featuring a 15.5 mΩ R_DS(ON) MOSFET rated for 2.0 A continuous current, operating from 0.85 V to 1.9 V supply, with integrated charge pump and thermal shutdown protection, used in ultra-compact power rail switching for portable and space-constrained embedded systems.

For engineers reviewing the SLG59M1556V datasheet, SLG59M1556V pinout, SLG59M1556V application, or SLG59M1556V equivalent, key selection criteria include its 1.0 × 1.0 mm STDFN-4 package, 310–500 µs total turn-on time, 4.8 V/ms slew rate control, -40 °C to +85 °C industrial temperature range, and integrated overtemperature protection at 120 °C trip point.

Technical Context

The SLG59M1556V integrates a single N-channel MOSFET with on-chip V_GS charge pump enabling full enhancement at low input voltages (down to 0.85 V), eliminating external gate drive circuitry. Its CMOS-compatible ON pin accepts logic-level control with 100 MΩ input impedance and defined VIH/VIL thresholds.

Thermal protection operates with hysteresis: shutdown triggers at 120 °C and resumes at 100 °C, with 1 ms response time. The device delivers controlled turn-on via internal slew-rate limiting (4.8 V/ms typical) and supports capacitive loads up to 10 µF with defined timing under 20 Ω load conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
R_DS(ON)	15.5 mΩ typ. at 25°C - enables low conduction loss and <100 mW dissipation at 2 A
V_D Range	0.85 V to 1.9 V - supports direct interface with low-voltage I/O domains (e.g., 1.2 V, 1.8 V rails)
I_CONT	2.0 A max - rated continuous current for stable power rail switching without derating below 85°C
T_{ON_TOTAL}	310–500 µs - ensures predictable inrush control into 10 µF capacitive loads with 20 Ω series resistance
Slew Rate	4.8 V/ms typ. - limits di/dt to suppress voltage overshoot and EMI during turn-on
THERMON	120 °C - thermal shutoff threshold with 20 °C hysteresis prevents latch-up during sustained overload
Package	STDFN-4, 1.0 × 1.0 × 0.55 mm - ultra-small footprint compatible with high-density PCB layouts

Pinout & Package

SLG59M1556V is housed in a 4-pin STDFN (Small Thin Dual Flat No-lead) package measuring 1.0 mm × 1.0 mm × 0.55 mm, with wettable flank side walls for automated optical inspection (AOI) and solder joint reliability verification.

Pin/Terminal	Circuit Role	Design Meaning
1 - ON	CMOS digital input	Active-high enable signal; 100 MΩ input impedance, VIH ≥ 0.85 V, VIL ≤ 0.3 V
2 - D	MOSFET drain	High-side power input terminal; connects to upstream supply rail (VD = 0.85–1.9 V)
3 - S	MOSFET source	Power output terminal; delivers switched V_OUT to load with minimal drop (≤31 mV @ 2 A)
4 - GND	Power ground reference	Return path for internal charge pump and thermal sensor; must be low-impedance PCB connection

Key Features

Feature	Design Value
Integrated V_GS charge pump	Enables full MOSFET enhancement at V_D as low as 0.85 V - no external boost required
Controlled slew rate	4.8 V/ms typical - reduces EMI and inrush current stress on downstream capacitance
Thermal shutdown with hysteresis	120 °C trip / 100 °C release - prevents thermal runaway while allowing safe recovery
Ultra-small STDFN-4 package	1.0 × 1.0 mm footprint - saves >70% board area vs. comparable SOT-23 or SC-70 switches
Pb-free / Halogen-free / RoHS	Compliant with industrial environmental standards - suitable for green manufacturing and export

Applications

Battery-Powered Wearables	USB-C Power Delivery Subsystem
Use Scenario: Power sequencing of sensor clusters and BLE radio in compact fitness trackers with tight space budgets. IC Role / Device Role / Timing Role: High-side load switch controlling 1.8 V sensor rail; provides clean, slew-limited turn-on to avoid brownout. Use Value: 15.5 mΩ R_DS(ON) minimizes voltage drop and self-heating, extending battery life and enabling reliable operation down to 0.85 V supply.	Use Scenario: Controlled enable of auxiliary 1.2 V or 1.8 V rails in USB-C PD sink controllers during port negotiation. IC Role / Device Role / Timing Role: Low-voltage, fast-turn-on load switch managing power to PD policy engine peripherals. Use Value: 310–500 µs T_{ON_TOTAL} aligns with USB PD specification timing windows; 1.0 mm² footprint fits within dense PD IC layout constraints.
Industrial IoT Edge Node	Medical Diagnostic Handheld
Use Scenario: Isolation of non-critical subsystems (e.g., display backlight, comms module) during low-power sleep modes. IC Role / Device Role / Timing Role: Always-on, low-quiescent-current (0.5–1 µA OFF-state) switch enabling deep-sleep current optimization. Use Value: Sub-µA IDD(OFF) eliminates leakage paths; -40 °C to +85 °C rating ensures reliability across factory floor environments.	Use Scenario: Safe, ESD-hardened (2 kV HBM) power gating of imaging sensor interfaces in handheld ultrasound probes. IC Role / Device Role / Timing Role: ESD-protected, thermally robust load switch isolating sensitive analog front-end circuits from main power domain. Use Value: 2000 V HBM rating and thermal shutdown protect against user-handling transients and probe overheating during extended use.

Battery-Powered Wearables

USB-C Power Delivery Subsystem

Use Scenario: Power sequencing of sensor clusters and BLE radio in compact fitness trackers with tight space budgets.

IC Role / Device Role / Timing Role: High-side load switch controlling 1.8 V sensor rail; provides clean, slew-limited turn-on to avoid brownout.

Use Value: 15.5 mΩ R_DS(ON) minimizes voltage drop and self-heating, extending battery life and enabling reliable operation down to 0.85 V supply.

Use Scenario: Controlled enable of auxiliary 1.2 V or 1.8 V rails in USB-C PD sink controllers during port negotiation.

IC Role / Device Role / Timing Role: Low-voltage, fast-turn-on load switch managing power to PD policy engine peripherals.

Use Value: 310–500 µs T_{ON_TOTAL} aligns with USB PD specification timing windows; 1.0 mm² footprint fits within dense PD IC layout constraints.

Industrial IoT Edge Node

Medical Diagnostic Handheld

Use Scenario: Isolation of non-critical subsystems (e.g., display backlight, comms module) during low-power sleep modes.

IC Role / Device Role / Timing Role: Always-on, low-quiescent-current (0.5–1 µA OFF-state) switch enabling deep-sleep current optimization.

Use Value: Sub-µA IDD(OFF) eliminates leakage paths; -40 °C to +85 °C rating ensures reliability across factory floor environments.

Use Scenario: Safe, ESD-hardened (2 kV HBM) power gating of imaging sensor interfaces in handheld ultrasound probes.

IC Role / Device Role / Timing Role: ESD-protected, thermally robust load switch isolating sensitive analog front-end circuits from main power domain.

Use Value: 2000 V HBM rating and thermal shutdown protect against user-handling transients and probe overheating during extended use.

Equivalent & Alternatives

The following parts are listed as comparable options for similar load switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS22916BLYFPR	R_DS(ON) = 22 mΩ @ 1.8 V; no integrated charge pump; requires ≥1.65 V V_IN	Limited to ≥1.65 V supplies; lacks low-V_IN capability and thermal hysteresis	Choose when supply voltage is stable ≥1.65 V and thermal margin is sufficient
NIS5020MN3T1G	R_DS(ON) = 28 mΩ @ 1.8 V; no slew control; thermal shutdown only (no hysteresis)	Higher conduction loss; uncontrolled turn-on may cause EMI or inrush issues	Choose for cost-sensitive designs where 28 mΩ loss and basic thermal cutoff are acceptable

Compared with TPS22916BLYFPR and NIS5020MN3T1G, the SLG59M1556V uniquely supports 0.85 V operation with integrated charge pump, delivers lower R_DS(ON), and provides precise thermal hysteresis - making it optimal for ultra-low-voltage, space-constrained, and thermally demanding applications.

Availability

SLG59M1556V is available at Aetrix Electronics and suitable for battery-powered wearables, USB-C power delivery subsystems, and industrial IoT edge nodes requiring stable component supply, consistent lead times, and long-term lifecycle support.

Supply support for SLG59M1556V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.

The SLG59M1556V belongs to Renesas' GreenFET family of ultra-small, low-voltage load switches designed specifically for space- and power-constrained portable and embedded systems requiring precision power sequencing and thermal safety.

FAQ

What is the minimum input voltage required to operate the SLG59M1556V?

The SLG59M1556V operates down to 0.85 V due to its integrated V_GS charge pump, which boosts gate voltage to fully enhance the MOSFET even at sub-1 V supply levels. This allows direct interfacing with low-voltage I/O domains such as 0.9 V or 1.2 V rails without external level-shifting circuitry. Operation below 0.85 V is not guaranteed per the datasheet.

Does the SLG59M1556V require an external capacitor for the charge pump?

No, the SLG59M1556V integrates the charge pump circuitry internally and does not require any external capacitors. The device uses on-die capacitance to generate the boosted gate voltage needed for full MOSFET enhancement at low input voltages. This simplifies layout and reduces BOM count compared to discrete charge-pump-based load switches.

What is the thermal shutdown behavior of the SLG59M1556V?

The SLG59M1556V features thermal shutdown with hysteresis: it disables the MOSFET when die temperature reaches 120 °C (THERMON), then re-enables automatically once temperature falls to 100 °C (THERMOFF). The 20 °C hysteresis prevents oscillation near the trip point. Shutdown occurs within 1 ms (THERMTIME), ensuring rapid response to sustained overloads.

Can the SLG59M1556V drive a 10 µF output capacitor safely?

Yes - the SLG59M1556V is characterized for 10 µF output capacitance with a 20 Ω load, delivering a controlled turn-on time of 310–500 µs and slew rate of 4.8 V/ms. This ensures inrush current is limited and voltage overshoot is suppressed, protecting downstream components and minimizing EMI generation during power-up sequences.

Is the SLG59M1556V pin-compatible with other Renesas GreenFET devices?

No - the SLG59M1556V uses a unique 4-pin STDFN-4 layout (ON/D/S/GND) and is not pin-compatible with other GreenFET variants such as SLG59M1557V or SLG59M1558V, which differ in R_DS(ON), current rating, or package. Each variant requires its own PCB footprint; refer to the specific package drawing for SLG59M1556V before layout.

SLG59M1556V Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Package/Case:: 4-UFDFN

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Switch Type:: General Purpose

Number of Outputs:: 1

Ratio - Input:Output:: 1:1

Output Configuration:: High Side

Output Type:: N-Channel

Interface:: -

Voltage - Load:: -

Voltage - Supply (Vcc/Vdd):: 0.85V ~ 1.9V

Current - Output (Max):: 2A

Rds On (Typ):: 15.5mOhm

Input Type:: CMOS

Features:: -

Fault Protection:: -

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 4-STDFN (1x1)

SLG59M1556V FAQ

1.How can I place an order for SLG59M1556V through Aetrix?

Please submit a Request for Quotation (RFQ) for SLG59M1556V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SLG59M1556V reliable?

The price and inventory of SLG59M1556V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG59M1556V is usually 5 days.

3.What payment methods are accepted for SLG59M1556V?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG59M1556V transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SLG59M1556V?

SLG59M1556V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SLG59M1556V order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SLG59M1556V?

For technical support, including SLG59M1556V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG59M1556V requirements.

6.How does Aetrix verify that SLG59M1556V is sourced from the original manufacturer or authorized distributors?

All SLG59M1556V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG59M1556V meets industry standards.

7.What is the process for return or replacement of SLG59M1556V?

All SLG59M1556V units undergo pre-shipment inspection (PSI). If there is an issue with SLG59M1556V, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SLG59M1556V part is unused and in its original packaging.

Return procedure for SLG59M1556V:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…