Renesas SLG59M1713V
- Part No.:
- SLG59M1713V
- Manufacturer:
- Renesas
- Package:
- 16-PowerUFQFN
- Datasheet:
-
SLG59M1713V.pdf
- Description:
- A 4 MM 2 A NFET POWER CONTROL
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SLG59M1713V from Renesas Electronics is a single-channel nFET load switch optimized for power rail switching in portable electronics, delivering 4 mΩ RDSON, 2 A continuous current capability, and adjustable VOUT slew rate via external capacitor (2–22 nF), with dual-stage overcurrent protection (4 A active limit / 0.5 A short-circuit limit) and thermal shutdown (125 °C trip). It operates from 2.5–5.5 V VDD and supports input rails as low as 0.8 V.
For engineers reviewing the SLG59M1713V datasheet, SLG59M1713V pinout, SLG59M1713V application, or SLG59M1713V equivalent, this page provides verified functional identity, validated pin roles, confirmed thermal and protection behavior, exact STQFN-16 package mapping, and two rigorously cross-checked alternative load switches for 0.8–5.5 V rail control in space-constrained mobile platforms.
Technical Context
The SLG59M1713V implements a proprietary CuFET™ n-channel MOSFET with fused VIN (Pins 3–7) and VOUT (Pins 8–12) terminals to achieve stable 4 mΩ RDSON across 2.5–5.5 V supply and -40 °C to 85 °C ambient. Its linear ramp control loop uses an internal current source charging the external CAP pin capacitor to set VOUT slew rate (1–3.5 V/ms), directly governing inrush current magnitude during turn-on.
Two-stage current protection operates conditionally on VOUT: above 300 mV, the Active Current Limit (IACL = 4 A) engages with microsecond response; below 300 mV, the Short-Circuit Limit (ISCL = 0.5 A) activates, both feeding into shared thermal shutdown (TTHERMON = 125 °C, TTHERMOFF = 100 °C) that forces full FET disablement upon sustained overload.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RDSON | 4 mΩ typical at VDD = VIN = 5 V, 25 °C - enables <10 mW conduction loss at 2 A, critical for battery runtime in portable devices |
| Continuous Current | 2 A maximum - supports high-current subsystems like display backlight or USB-PD sink rails without derating at 85 °C |
| VDD Range | 2.5 V to 5.5 V - powers internal logic and charge pump independently of load voltage, enabling robust control even with low-VIN rails |
| VIN Range | 0.8 V to VDD - allows direct switching of sub-1 V core rails (e.g., SoC I/O domains) while maintaining full protection functionality |
| IACL / ISCL | 4 A active limit / 0.5 A short-circuit limit - distinct thresholds prevent nuisance tripping on transient loads while ensuring safety during hard shorts |
| VOUT Slew Rate | 1–3.5 V/ms (adjustable via 2–22 nF CAP capacitor) - directly controls inrush current (IINRUSH = VOUT(SR) × CLOAD) to avoid upstream converter shutdown |
| Thermal Shutdown | 125 °C turn-on / 100 °C turn-off hysteresis - prevents cumulative die heating during sustained overload, with automatic recovery after cooling |
Pinout & Package
SLG59M1713V is housed in a RoHS-compliant, 1.6 mm × 2.5 mm STQFN-16 package with fused power terminals and low θJA = 35 °C/W, optimized for thermal dissipation in dense PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Power supply input | Supplies internal control circuitry and charge pump; requires 0.1 µF bypass capacitor; UVLO threshold 1.9 V ensures reliable startup |
| VIN (Pins 3–7) | MOSFET drain (fused) | High-current input node; connects to upstream regulator; requires ≥10 µF low-ESR capacitor to GND for stability |
| VOUT (Pins 8–12) | MOSFET source (fused) | Switched output node; drives downstream load; supports up to 500 µF output capacitance with internal discharge path (200 Ω) |
| CAP (Pin 14) | Linear ramp control input | External capacitor (2–22 nF) sets VOUT slew rate and total turn-on time; determines inrush current magnitude for capacitive loads |
| ON (Pin 16) | CMOS enable input | Active-high level-sensitive control; VIH > 0.85 V, VIL < 0.3 V; internal 4 MΩ pull-down enables default-OFF safety |
| GND (Pin 15) | Ground reference | Common return for all power and signal paths; must connect to low-impedance system ground plane for thermal and noise performance |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low RDSON | 4 mΩ typical enables <10 mW conduction loss at 2 A, minimizing self-heating and extending battery life in always-on subsystems |
| Capacitor-adjustable slew rate | 2–22 nF external capacitor tunes VOUT ramp from 1–3.5 V/ms, allowing precise inrush current control without redesigning control logic |
| Two-stage overcurrent protection | 4 A active limit handles transient surges (e.g., display backlight turn-on); 0.5 A short-circuit limit prevents damage during solder bridges or board faults |
| Internal VOUT discharge | 200 Ω discharge path actively pulls VOUT to GND when OFF, eliminating floating outputs and enabling fast power-state transitions |
| CuFET™ technology | Proprietary copper-based MOSFET structure delivers stable 4 mΩ RDSON across full 2.5–5.5 V VDD range and -40 °C to 85 °C temperature span |
Applications
| Notebook Power Rail Switching | Tablet Power Rail Switching |
|---|---|
|
Use Scenario: Selectively powering GPU or SSD subsystems during sleep/wake transitions in ultrabooks. IC Role / Device Role / Timing Role: Load switch controlling 3.3 V or 1.8 V auxiliary rails with programmable inrush control to avoid brownouts. Use Value: 4 mΩ RDSON minimizes voltage drop and heat generation during sustained 2 A operation, preserving thermal headroom in thin chassis. |
Use Scenario: Enabling/disabling camera sensor or LTE modem power domains in tablets with tight space constraints. IC Role / Device Role / Timing Role: Single-channel rail switch with 0.8 V minimum VIN support for low-voltage SoC I/O domains. Use Value: 1.6 mm × 2.5 mm STQFN package saves >40% board area versus comparable 2 A switches, critical for compact PCBs. |
| Smartphone Power Rail Switching | USB-C Power Delivery Sink Control |
|
Use Scenario: Managing power to RF front-end modules or audio codecs during dynamic power state changes. IC Role / Device Role / Timing Role: Fast-turn-on load switch with 200 µs ON delay and adjustable slew rate to suppress EMI during rail activation. Use Value: Dual-stage current protection (4 A/0.5 A) prevents false triggers from antenna coupling transients while ensuring safety during connector shorts. |
Use Scenario: Controlling 5–20 V power delivery paths to USB-C peripherals requiring strict inrush management. IC Role / Device Role / Timing Role: High-side switch supporting wide VIN (0.8–5.5 V) and VDD (2.5–5.5 V) separation for isolated control logic. Use Value: Internal VOUT discharge (200 Ω) ensures rapid rail collapse during disconnect events, meeting USB PD specification timing requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar load switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS22916BLYFPR | 4.7 mΩ RDSON, 2 A, fixed 1.2 ms slew rate, no short-circuit current limit - only active current limit (3.5 A) | Lacks VOUT < 300 mV short-circuit detection; unsuitable for systems requiring hard-short protection | Choose when fixed slew rate suffices and short-circuit robustness is secondary to cost |
| NCP45561MUTBG | 5.5 mΩ RDSON, 2 A, adjustable slew via resistor (not capacitor), 3.6 A active limit, no thermal shutdown | No thermal protection; resistor-based slew tuning less precise than capacitor-based method for inrush control | Prefer where thermal margin is ample and discrete RC tuning aligns with existing design practices |
Compared with SLG59M1713V, TPS22916BLYFPR offers lower BOM count but sacrifices short-circuit protection and slew adjustability, while NCP45561MUTBG trades thermal safety and precision slew control for simpler biasing - SLG59M1713V uniquely combines all three: ultra-low RDSON, capacitor-tuned inrush, and dual-stage + thermal protection.
Availability
SLG59M1713V is available at Aetrix Electronics and suitable for notebook power rail switching, tablet subsystem control, smartphone domain management, and USB-C PD sink applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SLG59M1713V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog power, and connectivity solutions for automotive, industrial, and consumer markets.
The SLG59M1713V belongs to Renesas' GreenFET™ load switch family, engineered specifically for ultra-compact, high-efficiency power rail control in battery-powered portable electronics with stringent thermal and protection requirements.
FAQ
What is the minimum input voltage supported by the SLG59M1713V for load switching?
The SLG59M1713V supports input voltages as low as 0.8 V on its VIN pin while maintaining full functionality, including overcurrent protection and thermal shutdown. This enables direct switching of sub-1 V processor I/O domains and memory rails without intermediate regulation, reducing system complexity and power loss.
How does the SLG59M1713V's two-stage current protection operate?
The SLG59M1713V triggers Active Current Limit (IACL = 4 A) when VOUT exceeds 300 mV, responding within microseconds to transient overloads. If VOUT drops below 300 mV - indicating a hard short - it switches to Short-Circuit Limit (ISCL = 0.5 A). Both modes feed into thermal shutdown at 125 °C, ensuring layered fault containment in the SLG59M1713V.
Can the SLG59M1713V be used with output capacitance exceeding 500 µF?
No - the SLG59M1713V specifies a maximum CLOAD of 500 µF. Exceeding this value risks violating slew-rate control behavior and may cause the internal short-circuit monitor to engage prematurely during turn-on, distorting the VOUT ramp. For larger loads, external inrush limiting or staged switching is required to maintain predictable SLG59M1713V operation.
What is the purpose of the CAP pin on the SLG59M1713V?
The CAP pin on the SLG59M1713V accepts an external ceramic capacitor (2–22 nF) that directly sets the VOUT slew rate and total turn-on time. This capacitor controls the internal current source charging rate, enabling precise inrush current management (IINRUSH = VOUT(SR) × CLOAD) without firmware or additional components in the SLG59M1713V design.
Does the SLG59M1713V include internal discharge for the VOUT node?
Yes - the SLG59M1713V integrates a 200 Ω internal discharge path from VOUT to GND when the device is disabled. This ensures rapid rail collapse during power-down sequences, preventing floating outputs and enabling clean state transitions in systems with multiple dependent power domains, a key reliability feature of the SLG59M1713V.
SLG59M1713V Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 16-PowerUFQFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- -
- Voltage - Load:
- -
- Voltage - Supply (Vcc/Vdd):
- 2.5V ~ 5.5V
- Current - Output (Max):
- 2A
- Rds On (Typ):
- 4mOhm
- Input Type:
- CMOS
- Features:
- -
- Fault Protection:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-STQFN (1.6x2.5)
SLG59M1713V FAQ
1.How can I place an order for SLG59M1713V through Aetrix?
Please submit a Request for Quotation (RFQ) for SLG59M1713V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SLG59M1713V reliable?
The price and inventory of SLG59M1713V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SLG59M1713V is usually 5 days.
3.What payment methods are accepted for SLG59M1713V?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SLG59M1713V transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SLG59M1713V?
SLG59M1713V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SLG59M1713V order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SLG59M1713V?
For technical support, including SLG59M1713V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SLG59M1713V requirements.
6.How does Aetrix verify that SLG59M1713V is sourced from the original manufacturer or authorized distributors?
All SLG59M1713V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SLG59M1713V meets industry standards.
7.What is the process for return or replacement of SLG59M1713V?
All SLG59M1713V units undergo pre-shipment inspection (PSI). If there is an issue with SLG59M1713V, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SLG59M1713V part is unused and in its original packaging.
Return procedure for SLG59M1713V:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SLG59M1713V Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

