Analog Devices Inc. SMP04ES-REEL
- Part No.:
- SMP04ES-REEL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Special Purpose Amplifiers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SMP04ES-REEL.pdf
- Description:
- IC OPAMP SAMPL/HOLD 4CIRC 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,820
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SMP04ES-REEL from Analog Devices is a monolithic CMOS quad sample-and-hold amplifier with four independent channels, internal 60 pF hold capacitors, ±10 mV buffer offset voltage, 2 mV/s typical droop rate, and TTL/CMOS-compatible logic inputs. It operates from single (+12 V) or dual (±5 V to ±6 V) supplies and is used in multichannel data acquisition systems for precise analog signal capture before ADC conversion.
For engineers reviewing the SMP04ES-REEL datasheet, SMP04ES-REEL pinout, SMP04ES-REEL application, or SMP04ES-REEL equivalent, key selection criteria include acquisition time (≤4.25 µs to 0.1%), output stability with ≤500 pF capacitive load, hold step error (≤4 mV), extended industrial temperature range (–40°C to +85°C), and SO-16 surface-mount packaging for high-density PCB layouts.
Technical Context
The SMP04ES-REEL integrates four matched track-and-hold circuits on a single die using oxide-isolated CMOS technology, enabling channel-to-channel crosstalk of –80 dB and acquisition to ±1/2 LSB in <4 µs. Each channel features an internal precision buffer amplifier and dedicated hold capacitor, eliminating external capacitor layout sensitivity and dielectric absorption errors.
It supports both single-supply (VDD = +12 V, VSS = DGND = 0 V) and dual-supply (VDD = +5 V, VSS = –5 V) operation, with output swing extending to within 0.06 V of either rail and logic inputs compliant to TTL/CMOS thresholds (VINH ≥ 2.4 V, VINL ≤ 0.8 V). Power supply rejection ratio exceeds 60 dB across 10.8–13.2 V or ±5–±6 V ranges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Number of Channels | Four independent sample-and-hold amplifiers with matched performance |
| Acquisition Time | ≤4.25 µs to 0.1% for 0 V to 10 V step - enables ≥200 kSPS effective sampling in multichannel systems |
| Droop Rate | 2 mV/s typical at +25°C - ensures <10 mV drift over 5 seconds, meeting 12-bit hold accuracy requirements |
| Hold Step Error | ≤4 mV max at +25°C to +85°C - limits pedestal error in sampled-data reconstruction |
| Output Capacitive Load Stability | Stable with CL ≤ 500 pF - eliminates need for external isolation resistors in buffered DAC interfaces |
| Supply Range | Single: +7 V to +15 V (VDD to DGND); Dual: ±5 V to ±6 V - supports legacy and low-voltage system rails |
| Operating Temperature | –40°C to +85°C - qualified for extended industrial environments without derating |
Pinout & Package
Package: 16-lead SOIC (Small Outline Integrated Circuit), surface-mount, R-16A package option per Analog Devices ordering guide. Pin pitch: 1.27 mm, body width: 3.9 mm, total length: 9.9 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 14, 15 | VOUT1–VOUT4 | Analog outputs of channels 1–4; each drives loads up to 20 kΩ with full rail-to-rail swing capability |
| 3, 5, 11, 12 | VIN1–VIN4 | Independent analog inputs; require low-impedance drive (e.g., op amp) to preserve fast acquisition |
| 4, 6, 10, 13 | S/H1–S/H4 | TTL/CMOS-compatible digital control inputs; logic HIGH places corresponding channel in hold mode |
| 7 | DGND | Digital ground reference for logic inputs and internal regulation - must be separated from analog ground |
| 8 | VSS | Negative supply rail; internal hold capacitors tied to this node - critical for noise immunity in single-supply use |
| 16 | VDD | Positive supply rail; powers analog circuitry and internal TTL regulator - requires 0.1 µF ceramic bypass |
| 9 | NC | No connect - must remain unconnected per datasheet; not internally bonded |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic quad architecture | Eliminates inter-channel timing skew and component matching issues in multichannel DAQ systems |
| Internal 60 pF hold capacitors | Removes external capacitor selection, leakage, feedthrough, and guard ring layout dependencies |
| Output buffers stable to 500 pF | Enables direct connection to ADC input capacitance or long traces without phase-margin compensation |
| Low droop rate (2 mV/s typ) | Supports >5-second hold intervals while maintaining 12-bit accuracy (≤2.44 mV LSB at 10 V FS) |
| TTL/CMOS logic compatibility | Operates across full supply range without level-shifting - simplifies interface to FPGAs and microcontrollers |
Applications
| Signal Processing Systems | Multichannel Data Acquisition |
|---|---|
Use Scenario: Simultaneous sampling of four sensor outputs (e.g., pressure, temperature, strain, flow) prior to multiplexed ADC conversion. IC Role / Device Role / Timing Role: Quad sample-and-hold synchronizing analog inputs to a shared clock, preserving phase coherence across channels. Use Value: Enables true simultaneous capture with <100 ps inter-channel skew, avoiding time-division artifacts in FFT-based analysis. |
Use Scenario: High-speed test equipment capturing transient waveforms from multiple DUTs in automated test fixtures. IC Role / Device Role / Timing Role: Front-end analog conditioning stage holding signals during ADC conversion latency and bus arbitration delays. Use Value: Reduces system-level aperture uncertainty by eliminating external hold capacitor variability and layout-induced leakage paths. |
| Automatic Test Equipment | DAC Deglitching |
Use Scenario: Precision calibration of mixed-signal ICs using multi-point voltage sweeps with sub-mV accuracy requirements. IC Role / Device Role / Timing Role: Reference voltage stabilizer holding calibrated setpoints during measurement settling and relay switching cycles. Use Value: Maintains <±4 mV hold step and <±10 mV offset over –40°C to +85°C, ensuring traceable metrology-grade repeatability. |
Use Scenario: Smoothing glitch energy from 10-bit DACs (e.g., DAC8426) in waveform generation subsystems. IC Role / Device Role / Timing Role: Output-stage deglitcher isolating DAC transitions via controlled S/H timing sequence (WR delay + hold assertion). Use Value: Suppresses >100 mV DAC glitches to <5 mV residual, enabling clean 12-bit effective resolution in closed-loop control loops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad sample-and-hold applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD781ARZ | Single-channel, 12-bit, 1 µs acquisition, no internal hold capacitor - requires external 100 pF capacitor | Not pin-compatible; suitable only for lower-channel-count designs where board space allows discrete hold caps | Select when needing faster acquisition (<1 µs) and accepting added layout complexity and leakage sensitivity |
| LF398N | Bipolar process, 1 µs acquisition, ±15 V supply only, 10 mV droop/s typical - higher power (12 mA), no CMOS logic interface | Requires level-shifting for microcontroller control; unsuitable for single-supply or low-power systems | Prefer for legacy ±15 V systems where bipolar speed outweighs CMOS advantages in power and integration |
Compared with AD781ARZ and LF398N, the SMP04ES-REEL delivers integrated quad functionality with internal hold capacitors, CMOS logic compatibility, and 2 mV/s droop - reducing BOM count by 4× and eliminating hold capacitor layout risks, making it optimal for compact, multichannel industrial DAQ modules.
Availability
SMP04ES-REEL is available at Aetrix Electronics and suitable for multichannel data acquisition systems, automatic test equipment, medical instrumentation, and signal processing systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SMP04ES-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The SMP04ES-REEL belongs to Analog Devices' precision sample-and-hold amplifier product line, designed specifically for high-accuracy, multichannel analog signal conditioning in industrial, medical, and test equipment where channel matching, low droop, and integration density are critical.
FAQ
What is the maximum sampling frequency supported by the SMP04ES-REEL?
The SMP04ES-REEL achieves reliable sampled-data performance up to 85 kHz, validated under 1.4 Vp-p input at 2 kHz with 14.4 kHz sampling rate yielding 58.2 dB SNR. Its 4.25 µs acquisition time to 0.1% supports effective sampling rates exceeding 200 kSPS per channel when interleaved, though system-level bandwidth is constrained by hold-mode settling and external ADC timing.
Can the SMP04ES-REEL operate from a single +5 V supply?
No - the SMP04ES-REEL requires minimum total supply voltage of 7 V. Single-supply operation mandates VDD ≥ +7 V with VSS = DGND = 0 V. At +5 V, key specifications including acquisition time, offset voltage, and output compliance degrade beyond datasheet limits; the device is not characterized or guaranteed below 7 V total supply.
How does the SMP04ES-REEL handle unused channels?
Unused analog inputs (VINx) must be connected to analog ground; unused S/H control inputs must be held at logic LOW. Leaving inputs floating risks latch-up or increased crosstalk. The NC pin (Pin 9) must remain unconnected. All four channels share VDD, VSS, and DGND, so disabling one channel does not reduce total supply current significantly.
Is the SMP04ES-REEL RoHS compliant and lead-free?
Yes - the SMP04ES-REEL (SO-16, R-16A package) is manufactured in a lead-free, RoHS-compliant process per Analog Devices' standard product release. The "ES" suffix denotes the plastic SOIC variant qualified to –40°C to +85°C and shipped in tape-and-reel (REEL) format meeting JEDEC J-STD-020 moisture sensitivity level 3.
What is the purpose of the DGND pin, and how should it be routed?
DGND (Pin 7) is the dedicated digital ground reference for logic inputs and internal TTL regulation. It must be physically separated from analog ground (VSS) on the PCB and connected to the system digital ground plane. A star ground point or split-plane design with narrow bridge is recommended to prevent digital switching noise from coupling into analog hold nodes tied to VSS.
SMP04ES-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Sample and Hold
- Applications:
- Data Acquisition
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-SOIC
SMP04ES-REEL FAQ
1.How can I place an order for SMP04ES-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for SMP04ES-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SMP04ES-REEL reliable?
The price and inventory of SMP04ES-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SMP04ES-REEL is usually 5 days.
3.What payment methods are accepted for SMP04ES-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SMP04ES-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SMP04ES-REEL?
SMP04ES-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SMP04ES-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SMP04ES-REEL?
For technical support, including SMP04ES-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SMP04ES-REEL requirements.
6.How does Aetrix verify that SMP04ES-REEL is sourced from the original manufacturer or authorized distributors?
All SMP04ES-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SMP04ES-REEL meets industry standards.
7.What is the process for return or replacement of SMP04ES-REEL?
All SMP04ES-REEL units undergo pre-shipment inspection (PSI). If there is an issue with SMP04ES-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SMP04ES-REEL part is unused and in its original packaging.
Return procedure for SMP04ES-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SMP04ES-REEL Tags

-
TSM103WIDT
STMicroelectronics

-
LM392M/NOPB
Texas Instruments

-
MCP6S93T-E/UN
Microchip Technology

-
INA137UA/2K5
Texas Instruments

-
INA134UA/2K5
Texas Instruments

-
TS34118CS28 RDG
Taiwan Semiconductor Corporation

-
SI8920BC-IPR
Skyworks Solutions Inc.

-
ADUM3190ARQZ-RL7
Analog Devices Inc.

-
ADUM3190ARQZ
Analog Devices Inc.

-
AMC1311BDWVR
Texas Instruments

-
AMC1350DWVR
Texas Instruments

-
ADUM3190SRQZ-RL7
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

