Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN65LVDT122DR

Name: SN65LVDT122DR
Brand: Texas Instruments
SKU: SN65LVDT122DR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN65LVDT122DR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: SN65LVDT122DR.pdf

Description:: IC CROSSPOINT SW 1 X 2:2 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,788

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN65LVDT122DR from Texas Instruments is a 1.5-Gbps 2×2 LVDS crosspoint switch with integrated 110-Ω termination resistors, designed for high-speed signal routing in optical modules and clock distribution systems. It supports LVDS, LVPECL, and CML inputs across 0–4 V common-mode range, delivers <65 ps peak-to-peak jitter at 1.5 Gbps, and operates from –40°C to 85°C on 3.3 V supply.

For engineers reviewing the SN65LVDT122DR datasheet, SN65LVDT122DR pinout, SN65LVDT122DR application, or SN65LVDT122DR equivalent, this page provides verified electrical specifications, functional configuration logic, timing behavior under PRBS 2²³−1 input, termination-resistor design impact, and real-world use cases in serial backplane protection switching and low-jitter clock repeater systems.

Technical Context

The SN65LVDT122DR implements a fully differential 2×2 crosspoint architecture with dual enable (1DE/2DE) and dual select (S0/S1) control logic, enabling four configurable modes: crosspoint switch, 2:1 multiplexer, 1:2 splitter, or dual repeater. Its internal signal paths preserve LVDS integrity without level translation.

Unlike the non-terminated SN65LVDS122, the SN65LVDT122DR integrates 110-Ω on-die termination between each Y/Z output pair, reducing board space and eliminating external resistors while maintaining 100-Ω differential load compatibility. Propagation delay skew is limited to ≤50 ps between outputs.

Key Specifications

Parameter	Value and Actual Design Meaning
Max signaling rate	1.5 Gbps - supports OC-48/STM-16 data rates with 2²³−1 PRBS pattern compliance
Total jitter (pk-pk)	<65 ps - enables reliable sampling margin in 1.5-Gbps serial links
Input common-mode range	0 V to 4 V - accepts LVDS, LVPECL, and CML signals without external biasing
Differential output voltage	247–454 mV - meets LVDS standard (±350 mV typical) into 100-Ω load
Propagation delay	400–900 ps - ensures sub-nanosecond timing alignment across both channels
Termination resistance	90–132 Ω - integrated 110-Ω resistor tolerates process variation while matching PCB trace impedance
Operating temperature	–40°C to 85°C - qualified for industrial and telecom infrastructure environments

Pinout & Package

SN65LVDT122DR is housed in a 16-pin SOIC (D) package, 7.5 mm × 10.3 mm, 1.75 mm height, RoHS-compliant NIPDAU finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1B, 1A	Differential input channel 1	Accepts LVDS/LVPECL/CML signals; VID ≥100 mV required for valid detection
2B, 2A	Differential input channel 2	Independent input path; supports simultaneous operation with channel 1
1Y, 1Z / 2Y, 2Z	Differential output pairs	Each pair includes integrated 110-Ω termination; no external resistors needed
1DE, 2DE	Channel enable controls	Active-high; disables corresponding output pair into high-impedance state
S0, S1	Configuration select bits	Set crosspoint routing mode (e.g., S0=H/S1=L → 2:1 mux with input 1 selected)
VCC, GND	Power and ground	Single 3.3-V supply; two VCC pins reduce supply noise coupling between channels

Key Features

Feature	Design Value
Integrated 110-Ω termination	Eliminates four external resistors per device, saving >3 mm² PCB area and reducing BOM count
25-mV input hysteresis	Ensures noise immunity against EMI-induced false switching in high-density backplanes
Pin-compatible upgrade	Direct replacement for SN65LVDS22/SN65LVDM22 with identical footprint and logic interface
Low propagation skew	≤50 ps pulse skew (\|tPHL − tPLH\|) maintains phase alignment critical for clock fanout
Wide common-mode tolerance	0–4 V input range allows direct interfacing to LVPECL (VTT = VCC − 2 V) without level shifters

Applications

Optical Module Clock Multiplexing	Serial Backplane Protection Switching
Use Scenario: Selecting between primary and backup clock sources in 10-G (OC-192) optical line cards. IC Role / Device Role / Timing Role: Dual-input LVDS clock multiplexer with sub-ns switching latency and deterministic jitter <65 ps. Use Value: Enables hitless failover with no clock interruption during source switching, preserving SONET/SDH frame alignment.	Use Scenario: Isolating faulty data lanes in high-availability telecom backplanes using loopback diagnostics. IC Role / Device Role / Timing Role: Reconfigurable 2×2 crosspoint switch supporting diagnostic loopback and redundant path routing. Use Value: Reduces system downtime by enabling real-time lane reconfiguration without hardware intervention.
Wireless Basestation Clock Distribution	Low-Jitter Fanout Buffering
Use Scenario: Distributing synchronized 622-MHz reference clocks across multiple RF transceiver modules. IC Role / Device Role / Timing Role: Low-skew LVDS repeater with 1.5-Gbps capability and integrated termination. Use Value: Maintains <100-ps inter-channel skew across eight downstream paths when cascaded, meeting 3GPP timing budgets.	Use Scenario: Boosting weak LVDS clock signals over long PCB traces (>15 cm) in FPGA-based test equipment. IC Role / Device Role / Timing Role: Signal-boosting translator with 247–454 mV differential output swing and 3.3-V supply. Use Value: Restores signal integrity degraded by trace loss, enabling reliable edge detection at receiver inputs.

Optical Module Clock Multiplexing

Serial Backplane Protection Switching

Use Scenario: Selecting between primary and backup clock sources in 10-G (OC-192) optical line cards.

IC Role / Device Role / Timing Role: Dual-input LVDS clock multiplexer with sub-ns switching latency and deterministic jitter <65 ps.

Use Value: Enables hitless failover with no clock interruption during source switching, preserving SONET/SDH frame alignment.

Use Scenario: Isolating faulty data lanes in high-availability telecom backplanes using loopback diagnostics.

IC Role / Device Role / Timing Role: Reconfigurable 2×2 crosspoint switch supporting diagnostic loopback and redundant path routing.

Use Value: Reduces system downtime by enabling real-time lane reconfiguration without hardware intervention.

Wireless Basestation Clock Distribution

Low-Jitter Fanout Buffering

Use Scenario: Distributing synchronized 622-MHz reference clocks across multiple RF transceiver modules.

IC Role / Device Role / Timing Role: Low-skew LVDS repeater with 1.5-Gbps capability and integrated termination.

Use Value: Maintains <100-ps inter-channel skew across eight downstream paths when cascaded, meeting 3GPP timing budgets.

Use Scenario: Boosting weak LVDS clock signals over long PCB traces (>15 cm) in FPGA-based test equipment.

IC Role / Device Role / Timing Role: Signal-boosting translator with 247–454 mV differential output swing and 3.3-V supply.

Use Value: Restores signal integrity degraded by trace loss, enabling reliable edge detection at receiver inputs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LVDS crosspoint switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN65LVDS122D	No integrated termination; requires external 100-Ω resistors per output pair	Better suited for designs where termination must be placed at far-end of transmission line	Select when board layout mandates point-of-load termination or when thermal dissipation from on-die resistors is a concern
SN65LVDT122PW	TSSOP-16 package (4.4 mm × 5 mm); same electrical specs and integrated termination	Preferred for space-constrained wireless basestation modules requiring higher component density	Select when PCB area is constrained and reflow profile supports TSSOP handling

Compared with SN65LVDS122D, SN65LVDT122DR reduces component count and layout complexity via on-die termination; compared with SN65LVDT122PW, it offers identical functionality in a larger SOIC package better suited for prototyping and thermal management in industrial clock distribution.

Availability

SN65LVDT122DR is available at Aetrix Electronics and suitable for optical module clock multiplexing, serial backplane protection switching, and wireless basestation clock distribution requiring stable component supply across extended production lifecycles.

Supply support for SN65LVDT122DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for industrial, automotive, and communications markets.

The SN65LVDT122DR belongs to TI's high-speed interface portfolio, engineered specifically for low-jitter, multi-gigabit LVDS signal routing in telecom infrastructure and optical networking equipment.

FAQ

What is the maximum data rate supported by the SN65LVDT122DR?

The SN65LVDT122DR is characterized for operation up to 1.5 Gbps with 2²³−1 PRBS input patterns and total jitter <65 ps. While some applications achieve 2 Gbps depending on signal quality and loading, TI specifies 1.5 Gbps as the guaranteed performance limit for SN65LVDT122DR across –40°C to 85°C.

Does the SN65LVDT122DR require external termination resistors?

No. The SN65LVDT122DR integrates 110-Ω termination resistors between each Y/Z output pair, eliminating the need for external 100-Ω resistors. This feature reduces PCB area, component count, and layout complexity while maintaining compatibility with standard LVDS loads.

How does the SN65LVDT122DR handle LVPECL and CML inputs?

The SN65LVDT122DR accepts LVPECL and CML inputs directly due to its 0–4 V common-mode input range and 25-mV hysteresis. No level-shifting circuitry is required; users simply configure VTT appropriately (e.g., VTT = VCC − 2 V for LVPECL), and the SN65LVDT122DR interprets differential swings correctly.

What are the key timing parameters for configuring the SN65LVDT122DR as a 2:1 multiplexer?

When used as a 2:1 multiplexer, the SN65LVDT122DR requires zero setup time (tSET = 0 ns) but 0.5 ns hold time (tHOLD) on S0/S1 select lines. Switching latency (tSWITCH) is 1–2.6 ns, ensuring minimal disruption during source transitions. These values are specified at 3.3 V and 25°C for SN65LVDT122DR.

Is the SN65LVDT122DR pin-compatible with earlier TI LVDS switches?

Yes. The SN65LVDT122DR is pin-compatible with SN65LVDS22 and SN65LVDM22, sharing identical pin assignments, package outline, and logic-level interface. This allows drop-in replacement in existing designs while upgrading to higher speed (1.5 Gbps vs. 800 Mbps) and integrated termination.

SN65LVDT122DR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 65LVDT

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Crosspoint Switch

Circuit:: 1 x 2:2

Independent Circuits:: 1

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

SN65LVDT122DR FAQ

1.How can I place an order for SN65LVDT122DR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN65LVDT122DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN65LVDT122DR reliable?

The price and inventory of SN65LVDT122DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN65LVDT122DR is usually 5 days.

3.What payment methods are accepted for SN65LVDT122DR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN65LVDT122DR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN65LVDT122DR?

SN65LVDT122DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN65LVDT122DR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN65LVDT122DR?

For technical support, including SN65LVDT122DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN65LVDT122DR requirements.

6.How does Aetrix verify that SN65LVDT122DR is sourced from the original manufacturer or authorized distributors?

All SN65LVDT122DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN65LVDT122DR meets industry standards.

7.What is the process for return or replacement of SN65LVDT122DR?

All SN65LVDT122DR units undergo pre-shipment inspection (PSI). If there is an issue with SN65LVDT122DR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN65LVDT122DR part is unused and in its original packaging.

Return procedure for SN65LVDT122DR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…