Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74ABT126DR

Name: SN74ABT126DR
Brand: Texas Instruments
SKU: SN74ABT126DR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74ABT126DR

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: SN74ABT126DR.pdf

Description:: IC BUFF NON-INVERT 5.5V 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,158

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74ABT126DR from Texas Instruments is a quadruple bus buffer gate with 3-state outputs in SOIC-14 package, designed for bidirectional data bus isolation and signal conditioning in 5-V digital systems. It delivers high-drive capability (−32 mA IOH / 64 mA IOL), supports hot insertion via Ioff and power-up 3-state, and features low ground bounce (<1 V VOLP) at 5 V and 25°C.

For engineers reviewing the SN74ABT126DR datasheet, SN74ABT126DR pinout, SN74ABT126DR application, or SN74ABT126DR equivalent, this device is selected for robust bus buffering in industrial control backplanes, legacy parallel interface expansion, and FPGA-to-peripheral signal translation where TTL-compatible drive strength and controlled output disable timing are critical.

Technical Context

The SN74ABT126DR implements four independent noninverting buffers, each with dedicated output-enable (OE) control. Each buffer transitions to high-impedance when its OE input is low, enabling true bus contention avoidance in shared-data-path architectures.

It operates across 4.5 V to 5.5 V supply range with guaranteed switching performance up to 7.3 ns tPHL (max) and 6.3 ns tPLH (max) at VCC = 5 V and TA = 25°C. Input thresholds comply with TTL levels (VIH = 2 V min, VIL = 0.8 V max), ensuring interoperability with legacy 5-V logic families.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	4.5 V to 5.5 V - Ensures stable operation across standard 5-V rail tolerances in industrial and computing environments.
IOH / IOL	−32 mA / 64 mA - Provides sufficient sink/source current to drive multiple TTL loads or long PCB traces without external buffering.
tPLH / tPHL	1 ns (min) to 6.3 ns (max) - Enables reliable timing in sub-10-ns bus cycles for high-speed parallel interfaces.
VOLP (Ground Bounce)	<1 V at VCC = 5 V, TA = 25°C - Minimizes noise coupling into adjacent signals during simultaneous output switching.
Ioff Support	Yes - Allows safe hot insertion by preventing damaging current flow when VCC = 0 V and inputs/outputs are biased.
ESD Rating	2000-V HBM, 200-V MM - Meets industrial-grade ESD immunity requirements per JESD22.
Latch-Up	>500 mA per JESD17 - Guarantees robustness against transient-induced latch-up in noisy power environments.

Pinout & Package

SN74ABT126DR is housed in a 14-pin SOIC (D) package with 1.27-mm pitch, 8.65 mm × 3.91 mm body, and 1.75-mm maximum height. Pin 1 is located at the top-left corner with notch or beveled edge marking.

Pin/Terminal	Circuit Role	Design Meaning
1OE, 2OE, 3OE, 4OE	Output-enable control inputs	Active-high enables corresponding buffer; low forces output into high-impedance state for bus sharing.
1A–4A	Buffer input terminals	Noninverting data inputs driving respective Y outputs; TTL-compatible voltage thresholds.
1Y–4Y	Buffer output terminals	3-state outputs with high-drive capability; electrically isolated when OE = low.
VCC (Pin 14)	Power supply	5-V nominal supply connection; decoupling capacitor required near pin for noise suppression.
GND (Pin 7)	Ground reference	Common return path for all inputs, outputs, and internal circuitry; must be low-impedance.

Key Features

Feature	Design Value
High-Drive Outputs	−32 mA IOH / 64 mA IOL enables direct drive of 10+ TTL loads or 50-Ω transmission lines without fanout buffers.
Hot-Insertion Support	Ioff and power-up 3-state prevent backdrive current and bus contention during live board insertion into powered backplanes.
Low Ground Bounce	<1 V VOLP ensures minimal supply rail disturbance during fast output transitions, preserving signal integrity on shared VCC/GND planes.
Wide Operating Temperature	−40°C to +85°C rating supports deployment in industrial automation, telecom line cards, and embedded computing applications.
TTL-Compatible Inputs	VIH = 2 V min / VIL = 0.8 V max allows seamless interfacing with legacy 5-V microcontrollers, FPGAs, and ASICs without level-shifting.

Applications

Industrial Backplane Buffering	FPGA I/O Expansion Interface
Use Scenario: Isolating and driving address/data buses between CPU modules and peripheral slots in modular PLC chassis. IC Role / Device Role / Timing Role: Bidirectional bus buffer providing controlled enable/disable timing to prevent bus contention during slot hot-swap events. Use Value: Eliminates need for discrete pull-up networks and reduces PCB layer count by integrating four independent 3-state buffers in one SOIC-14 footprint.	Use Scenario: Translating parallel control signals from Xilinx Spartan-6 FPGA I/O banks to legacy 5-V peripherals (ADCs, DACs, display drivers). IC Role / Device Role / Timing Role: Level-tolerant buffer with TTL input thresholds and 5-V CMOS output swing, synchronized to FPGA clock domain via OE control. Use Value: Maintains signal integrity over 10-cm traces while delivering 64-mA sink current to drive heavy capacitive loads without timing skew.
Legacy Parallel Printer Port Interface	Test Equipment Signal Conditioning
Use Scenario: Buffering Centronics-style parallel port handshaking and data lines in embedded PC/104-based test controllers. IC Role / Device Role / Timing Role: Noninverting buffer with independent OE per channel, enabling precise strobe/data timing alignment per IEEE 1284. Use Value: Reduces setup/hold violations on printer-side inputs by lowering effective output impedance and minimizing propagation delay variation (tPLH/tPHL skew < 1.2 ns).	Use Scenario: Driving multiple DUT (device-under-test) inputs simultaneously from a single pattern generator channel in ATE systems. IC Role / Device Role / Timing Role: Fanout buffer with matched propagation delays across all four channels to ensure synchronous stimulus delivery. Use Value: Achieves <±0.5 ns inter-channel skew across temperature, enabling deterministic timing margins for high-speed functional testing.

Industrial Backplane Buffering

FPGA I/O Expansion Interface

Use Scenario: Isolating and driving address/data buses between CPU modules and peripheral slots in modular PLC chassis.

IC Role / Device Role / Timing Role: Bidirectional bus buffer providing controlled enable/disable timing to prevent bus contention during slot hot-swap events.

Use Value: Eliminates need for discrete pull-up networks and reduces PCB layer count by integrating four independent 3-state buffers in one SOIC-14 footprint.

Use Scenario: Translating parallel control signals from Xilinx Spartan-6 FPGA I/O banks to legacy 5-V peripherals (ADCs, DACs, display drivers).

IC Role / Device Role / Timing Role: Level-tolerant buffer with TTL input thresholds and 5-V CMOS output swing, synchronized to FPGA clock domain via OE control.

Use Value: Maintains signal integrity over 10-cm traces while delivering 64-mA sink current to drive heavy capacitive loads without timing skew.

Legacy Parallel Printer Port Interface

Test Equipment Signal Conditioning

Use Scenario: Buffering Centronics-style parallel port handshaking and data lines in embedded PC/104-based test controllers.

IC Role / Device Role / Timing Role: Noninverting buffer with independent OE per channel, enabling precise strobe/data timing alignment per IEEE 1284.

Use Value: Reduces setup/hold violations on printer-side inputs by lowering effective output impedance and minimizing propagation delay variation (tPLH/tPHL skew < 1.2 ns).

Use Scenario: Driving multiple DUT (device-under-test) inputs simultaneously from a single pattern generator channel in ATE systems.

IC Role / Device Role / Timing Role: Fanout buffer with matched propagation delays across all four channels to ensure synchronous stimulus delivery.

Use Value: Achieves <±0.5 ns inter-channel skew across temperature, enabling deterministic timing margins for high-speed functional testing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC126A	3.3-V only operation (1.65–3.6 V), lower drive (−24 mA / 24 mA), CMOS input thresholds.	Suitable for modern low-voltage mixed-signal systems but incompatible with 5-V TTL buses without level shifters.	Select when system uses 3.3-V logic and requires lower power; not drop-in for 5-V designs.
SN74ACT126	5-V operation, higher speed (tPD ≈ 4 ns typ), no Ioff support, higher ICC (30 mA max).	Better for high-frequency timing-critical paths but lacks hot-insertion safety for field-replaceable modules.	Prefer for fixed-installation systems requiring sub-5-ns propagation; avoid in hot-swap or high-reliability industrial slots.

Compared with SN74LVC126A and SN74ACT126, the SN74ABT126DR uniquely balances 5-V TTL compatibility, hot-insertion safety, and industrial temperature range-making it the only choice for legacy bus expansion in ruggedized, field-serviceable equipment.

Availability

SN74ABT126DR is available at Aetrix Electronics and suitable for industrial backplane buffering, FPGA I/O expansion, and legacy parallel interface applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for SN74ABT126DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 50 years of innovation in industrial and automotive electronics.

The SN74ABT126DR belongs to TI's ABT logic family, engineered for high-noise-immunity 5-V bus interfacing in demanding industrial control, instrumentation, and communications infrastructure applications.

FAQ

What is the maximum operating temperature range for the SN74ABT126DR?

The SN74ABT126DR is rated for operation from −40°C to +85°C, making it suitable for industrial environments including factory automation controllers, outdoor telecom equipment, and embedded computing platforms exposed to wide ambient temperature swings. This range is validated per JEDEC JESD78 and confirmed in the official TI datasheet SCBS183H.

Does the SN74ABT126DR support hot insertion, and how is it implemented?

Yes, the SN74ABT126DR supports hot insertion through two integrated features: Ioff (power-off protection) and power-up 3-state. When VCC = 0 V, Ioff limits input/output leakage to ±100 μA, preventing backdrive current. During power ramp-up (0–2.1 V), outputs remain in high-impedance regardless of OE state-ensuring safe insertion into live backplanes without bus contention.

What is the recommended pull-down resistor value for OE when VCC exceeds 2.1 V?

When VCC is above 2.1 V, TI specifies that OE must be tied to GND via a pulldown resistor to guarantee high-impedance output state. The minimum resistor value depends on the driver's current-sourcing capability; for typical microcontroller GPIO (±20 mA), a 10-kΩ resistor ensures OE ≤ 0.5 V while limiting current to <0.5 mA. This value is derived from the VIH/VIL specs and OE threshold behavior in the SN74ABT126DR datasheet.

Can the SN74ABT126DR be used with 3.3-V logic inputs?

No-the SN74ABT126DR has TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max) and is designed for 5-V systems. While a 3.3-V high signal may exceed VIH in some cases, it falls outside guaranteed operation per datasheet specifications. For reliable 3.3-V interfacing, use SN74LVC126A instead; mixing voltage domains without level translation risks timing violations or undefined states in the SN74ABT126DR.

What package type and lead finish does the SN74ABT126DR use?

The SN74ABT126DR uses a 14-pin SOIC (D) package with NiPdAu (NIPDAU) lead finish, RoHS-compliant, and moisture sensitivity level (MSL) 1 (unlimited floor life at ≤30°C/60% RH). Its dimensions are 8.65 mm × 3.91 mm × 1.75 mm, and it ships in tape-and-reel format (2500 units per reel), as confirmed in TI's Package Option Addendum dated 11-Nov-2025.

SN74ABT126DR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74ABT

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 32mA, 64mA

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

SN74ABT126DR FAQ

1.How can I place an order for SN74ABT126DR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74ABT126DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74ABT126DR reliable?

The price and inventory of SN74ABT126DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ABT126DR is usually 5 days.

3.What payment methods are accepted for SN74ABT126DR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ABT126DR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74ABT126DR?

SN74ABT126DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74ABT126DR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74ABT126DR?

For technical support, including SN74ABT126DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ABT126DR requirements.

6.How does Aetrix verify that SN74ABT126DR is sourced from the original manufacturer or authorized distributors?

All SN74ABT126DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ABT126DR meets industry standards.

7.What is the process for return or replacement of SN74ABT126DR?

All SN74ABT126DR units undergo pre-shipment inspection (PSI). If there is an issue with SN74ABT126DR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74ABT126DR part is unused and in its original packaging.

Return procedure for SN74ABT126DR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…