Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments SN74AC564NSRG4

Name: SN74AC564NSRG4
Brand: Texas Instruments
SKU: SN74AC564NSRG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74AC564NSRG4

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 20-SOIC (0.209", 5.30mm Width)

Datasheet:: SN74AC564NSRG4.pdf

Description:: IC FF D-TYPE SNGL 8BIT 20SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,736

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74AC564NSRG4 from Texas Instruments is an octal D-type edge-triggered flip-flop with inverting 3-state outputs, designed for bus interface and register applications. It operates across 2V–6V V_CC, supports 5V and 3.3V logic systems, delivers ≤9ns propagation delay at 5V, and features flow-through pinout for optimized PCB layout.

For engineers reviewing the SN74AC564NSRG4 datasheet, SN74AC564NSRG4 pinout, SN74AC564NSRG4 application, or SN74AC564NSRG4 equivalent, key selection criteria include its 20-pin TSSOP (PW) package, rising-edge clock triggering, active-low 3-state output enable, and compatibility with capacitive bus loads in industrial I/O and data buffering designs.

Technical Context

The SN74AC564NSRG4 implements eight independent D-type latches synchronized to the rising edge of CLK, with all outputs inverted and controlled by a shared active-low OE input. Its architecture decouples internal state retention from output drive - enabling data loading or retention while outputs remain high-impedance.

It meets AC logic family specifications: TTL-compatible input thresholds, rail-to-rail output swing, and guaranteed operation from −40°C to +85°C. Timing parameters are characterized at both 3.3V ±0.3V (f_max = 75 MHz) and 5V ±0.5V (f_max = 95 MHz), with setup/hold times as low as 2 ns.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2V to 6V - supports mixed-voltage system interfacing without level shifters
Max t_pd	9 ns at 5V - enables high-speed synchronous data capture in timing-critical paths
Output Drive	±24 mA at 5V - directly drives standard 50-pF bus loads without external buffers
Input Voltage Tolerance	Up to 6V - allows safe interfacing with higher-voltage control signals
Operating Temperature	−40°C to +85°C - qualified for industrial ambient environments
Logic Family	Advanced CMOS (AC) - provides low power consumption with fast switching

Pinout & Package

TSSOP-20 (PW) package: 6.50 mm × 6.40 mm body size, 1.2 mm max height, lead pitch 0.65 mm, RoHS-compliant NIPDAU finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Active-low output enable	Disables all Q outputs into high-impedance state; does not affect internal latch state
2–9 (D1–D8)	Data inputs	Asynchronous parallel load inputs; sampled on rising CLK edge
10 (GND)	Ground reference	Common return path for logic and output current; requires local bypass capacitor
11 (CLK)	Clock input	Rising-edge triggered; synchronizes all eight flip-flops simultaneously
12–19 (Q8–Q1)	Inverting 3-state outputs	Outputs are inverted relative to D inputs; tri-stated when OE = HIGH
20 (V_CC)	Positive supply	Single supply rail powering logic core and output drivers; must be bypassed near pin

Key Features

Feature	Design Value
Flow-through pinout	Input pins (D1–D8) on left side, output pins (Q1–Q8) on right side - minimizes trace crossovers and signal congestion
Full parallel access	All eight D inputs accessible simultaneously - eliminates serial loading overhead in register file implementations
Independent OE control	Single active-low enable governs all outputs without affecting internal clocked state - simplifies bus arbitration logic
Rail-to-rail output swing	VOH ≥ 4.86 V / VOL ≤ 0.44 V at 5V, 24 mA - ensures noise margin compliance with TTL and CMOS loads

Applications

Industrial I/O Port Expansion	Microcontroller Bus Interface
Use Scenario: Adding parallel digital I/O capability to PLC modules or sensor concentrators using limited MCU GPIO. IC Role / Device Role / Timing Role: Acts as buffered, clocked output latch for driving discrete actuators or LED arrays via shared data bus. Use Value: Enables deterministic update timing via single CLK pulse; 3-state outputs allow multiple SN74AC564NSRG4 devices on same bus without contention.	Use Scenario: Interfacing an 8-bit microcontroller data bus to external memory-mapped peripherals or display drivers. IC Role / Device Role / Timing Role: Serves as address/data latch to hold stable bus values during memory read/write cycles. Use Value: Inverting outputs simplify logic-level translation; 9 ns t_pd supports >80 MHz bus timing margins at 5V.
Bidirectional Data Buffering	Digital Test Equipment Register
Use Scenario: Isolating and controlling direction of data flow between two subsystems sharing a common 8-bit data path. IC Role / Device Role / Timing Role: Functions as an octal bidirectional bus transceiver when paired with complementary device (e.g., SN74AC541). Use Value: OE-controlled high-impedance state prevents bus conflicts; 2V–6V V_CC range accommodates mixed-voltage test fixtures.	Use Scenario: Capturing and holding diagnostic status bits from FPGA or ASIC under test during automated functional validation. IC Role / Device Role / Timing Role: Provides synchronized sampling of parallel status signals on rising CLK edge for deterministic capture. Use Value: Guaranteed setup/hold times (2 ns min at 5V) ensure reliable capture at high test clock rates up to 95 MHz.

Industrial I/O Port Expansion

Microcontroller Bus Interface

Use Scenario: Adding parallel digital I/O capability to PLC modules or sensor concentrators using limited MCU GPIO.

IC Role / Device Role / Timing Role: Acts as buffered, clocked output latch for driving discrete actuators or LED arrays via shared data bus.

Use Value: Enables deterministic update timing via single CLK pulse; 3-state outputs allow multiple SN74AC564NSRG4 devices on same bus without contention.

Use Scenario: Interfacing an 8-bit microcontroller data bus to external memory-mapped peripherals or display drivers.

IC Role / Device Role / Timing Role: Serves as address/data latch to hold stable bus values during memory read/write cycles.

Use Value: Inverting outputs simplify logic-level translation; 9 ns t_pd supports >80 MHz bus timing margins at 5V.

Bidirectional Data Buffering

Digital Test Equipment Register

Use Scenario: Isolating and controlling direction of data flow between two subsystems sharing a common 8-bit data path.

IC Role / Device Role / Timing Role: Functions as an octal bidirectional bus transceiver when paired with complementary device (e.g., SN74AC541).

Use Value: OE-controlled high-impedance state prevents bus conflicts; 2V–6V V_CC range accommodates mixed-voltage test fixtures.

Use Scenario: Capturing and holding diagnostic status bits from FPGA or ASIC under test during automated functional validation.

IC Role / Device Role / Timing Role: Provides synchronized sampling of parallel status signals on rising CLK edge for deterministic capture.

Use Value: Guaranteed setup/hold times (2 ns min at 5V) ensure reliable capture at high test clock rates up to 95 MHz.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT564PW	TTL-compatible input thresholds (V_IH = 2.0 V min); otherwise identical pinout, timing, and function	Better suited for legacy 5V TTL bus environments where input noise immunity is critical	Select SN74ACT564PW when interfacing directly to older TTL outputs or noisy industrial control lines
SN74LVC574APW	Lower V_CC range (1.65V–3.6V); non-inverting outputs; 3.3V-only operation	Targeted for modern low-voltage embedded systems; incompatible with 5V buses or inversion requirements	Choose SN74LVC574APW only for 3.3V-only designs requiring non-inverting behavior and lower power

Compared with SN74ACT564PW and SN74LVC574APW, the SN74AC564NSRG4 uniquely balances wide supply range (2V–6V), inverting outputs, and robust 5V bus drive - making it the preferred choice for mixed-voltage industrial register and buffer applications where signal inversion is acceptable or required.

Availability

SN74AC564NSRG4 is available at Aetrix Electronics and suitable for industrial I/O expansion, microcontroller bus interfacing, bidirectional data buffering, and digital test equipment register applications requiring stable component supply across extended temperature ranges.

Supply support for SN74AC564NSRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.

The SN74AC564NSRG4 belongs to TI's Advanced CMOS (AC) logic family, engineered for high-speed, low-power, mixed-voltage digital interfacing in demanding industrial control and instrumentation systems.

FAQ

What is the maximum clock frequency supported by the SN74AC564NSRG4?

The SN74AC564NSRG4 supports a maximum clock frequency of 95 MHz at V_CC = 5 V ± 0.5 V and 75 MHz at V_CC = 3.3 V ± 0.3 V, as specified in the switching characteristics tables. These values are guaranteed over the full operating temperature range (−40°C to +85°C) and reflect worst-case timing performance under recommended conditions.

Does the SN74AC564NSRG4 require external pull-up resistors on the OE pin?

Yes - for predictable high-impedance behavior during power-up or power-down, the OE pin of the SN74AC564NSRG4 must be tied to V_CC through a pull-up resistor. The minimum resistance value depends on the current-sinking capability of the driving source, as specified in the functional description section of the datasheet.

Is the SN74AC564NSRG4 pin-compatible with other packages of the same part number?

Yes - the SN74AC564NSRG4 (TSSOP-20) shares identical pin configuration and function mapping with SN74AC564DBR (SSOP-20), SN74AC564DW (SOIC-20), and SN74AC564N (PDIP-20). All variants use the same pin numbering and signal assignments per the functional diagram in the datasheet.

What is the purpose of the flow-through architecture in the SN74AC564NSRG4?

The flow-through architecture in the SN74AC564NSRG4 places all D inputs on one side (pins 2–9) and all Q outputs on the opposite side (pins 12–19), enabling straight-line PCB routing with minimal layer transitions or vias. This reduces signal skew, parasitic capacitance, and layout complexity in high-density digital systems.

Can the SN74AC564NSRG4 drive standard 50-pF transmission lines directly?

Yes - the SN74AC564NSRG4 is explicitly characterized to drive highly capacitive loads, including standard 50-pF bus lines. At 5V, its output can sink/source up to 24 mA while maintaining VOL ≤ 0.44 V and VOH ≥ 4.86 V, ensuring signal integrity and timing compliance on typical PCB traces and backplanes.

SN74AC564NSRG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74AC

Package/Case:: 20-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Standard

Type:: D-Type

Output Type:: Tri-State, Inverted

Number of Elements:: 1

Number of Bits per Element:: 8

Clock Frequency:: 95 MHz

Max Propagation Delay @ V, Max CL:: 10.5ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Iq):: 4 µA

Input Capacitance:: 4.5 pF

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SO

SN74AC564NSRG4 FAQ

1.How can I place an order for SN74AC564NSRG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74AC564NSRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74AC564NSRG4 reliable?

The price and inventory of SN74AC564NSRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AC564NSRG4 is usually 5 days.

3.What payment methods are accepted for SN74AC564NSRG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AC564NSRG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74AC564NSRG4?

SN74AC564NSRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74AC564NSRG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74AC564NSRG4?

For technical support, including SN74AC564NSRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AC564NSRG4 requirements.

6.How does Aetrix verify that SN74AC564NSRG4 is sourced from the original manufacturer or authorized distributors?

All SN74AC564NSRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AC564NSRG4 meets industry standards.

7.What is the process for return or replacement of SN74AC564NSRG4?

All SN74AC564NSRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74AC564NSRG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74AC564NSRG4 part is unused and in its original packaging.

Return procedure for SN74AC564NSRG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…