Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments SN74ACT374NSR

Name: SN74ACT374NSR
Brand: Texas Instruments
SKU: SN74ACT374NSR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74ACT374NSR

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 20-SOIC (0.209", 5.30mm Width)

Datasheet:: SN74ACT374NSR.pdf

Description:: IC FF D-TYPE SNGL 8BIT 20SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,007

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74ACT374NSR from Texas Instruments is an octal D-type edge-triggered flip-flop with 3-state outputs, designed for bus interface and data latching in digital systems operating at 4.5 V to 5.5 V. It features 20-pin SOP (NS) packaging, 10 ns maximum propagation delay at 5 V, TTL-compatible inputs, and ±24 mA output drive capability-enabling reliable use in I/O port expansion and bidirectional bus driving applications.

For engineers reviewing the SN74ACT374NSR datasheet, SN74ACT374NSR pinout, SN74ACT374NSR application, or SN74ACT374NSR equivalent, this page delivers verified functional behavior, confirmed timing parameters, validated package dimensions, and real-world implementation context for industrial control logic, memory address latching, and high-capacitance bus buffering.

Technical Context

The SN74ACT374NSR implements eight independent D-type flip-flops triggered on the rising edge of CLK, with synchronous data capture and asynchronous 3-state output control via OE. Its architecture supports simultaneous latching of 8-bit parallel data while enabling high-impedance bus isolation without affecting internal register state.

It operates within −40°C to +85°C ambient temperature, supports 5 V ±0.5 V supply, and meets ACT logic family specifications including TTL-voltage compatible inputs, 4.4 V minimum VOH at −24 mA, and 0.44 V maximum VOL at 24 mA-ensuring robust noise margin and interoperability with legacy 5 V logic systems.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	4.5 V to 5.5 V - ensures compatibility with standard 5 V power rails and tolerance to supply ripple.
Max tpd	10 ns at 5 V - enables operation up to 90 MHz clock frequency in synchronous systems.
Output Drive	±24 mA - sufficient to drive 50 Ω transmission lines or multiple TTL loads directly.
Input Compatibility	TTL-voltage compatible - accepts 0.8 V/2.0 V logic thresholds without level translation.
3-State Enable	OE-controlled high-impedance outputs - allows safe sharing of data buses among multiple devices.
Operating Temp	−40°C to +85°C - qualified for industrial-grade embedded control and instrumentation environments.
Package	SOP (NS), 20-pin, 12.6 mm × 7.8 mm body - surface-mount compatible with standard reflow profiles (MSL Level-1).

Pinout & Package

SOP (NS) package: 20-pin small-outline plastic package with 0.65 mm lead pitch, 12.60 mm × 5.30 mm body size, and 12.6 mm × 7.8 mm overall footprint. RoHS-compliant, NIPDAU lead finish, MSL Level-1-260°C-UNLIM.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Output enable input	Active-low control: drives all Q outputs to high-impedance when low; no effect on internal latch state.
2–9, 12, 15–19 (Q1–Q8)	3-state output terminals	Reflect D-input values after CLK↑ when OE is high; tri-state otherwise-enables bus contention avoidance.
3–4, 7–8, 13–14, 17–18 (D1–D8)	Data inputs	Sampled on rising CLK edge; TTL-compatible voltage thresholds ensure interoperability with legacy logic families.
10 (GND)	Ground reference	Primary return path for all internal logic and output current; must be low-impedance for stable timing.
11 (CLK)	Clock input	Rising-edge sensitive; 5 ns minimum pulse width required to guarantee reliable data capture.
20 (VCC)	Power supply	Supplies core logic and output drivers; decoupling capacitor required near pin for switching noise suppression.

Key Features

Feature	Design Value
Edge-triggered D flip-flops	Eight independent registers synchronized to CLK↑-enables precise timing control in pipeline and latch-based architectures.
3-state bus interface	OE-controlled high-impedance outputs eliminate need for external bus buffers or pull-up resistors in shared-data systems.
TTL-compatible inputs	Accepts 0.8 V/2.0 V thresholds-interoperates directly with 74LS, 74F, and other legacy 5 V logic without level shifters.
Low propagation delay	10 ns max tpd at 5 V-supports high-speed data transfer in microcontroller peripheral interfaces and memory address latches.
Industrial temperature range	−40°C to +85°C operation-qualified for deployment in factory automation, test equipment, and industrial computing.

Applications

Industrial PLC I/O Expansion	Microcontroller Address Latching
Use Scenario: Expanding GPIO count on a programmable logic controller by interfacing parallel sensors and actuators via shared data bus. IC Role / Device Role / Timing Role: Acts as an 8-bit transparent latch and bus isolator-holds sensor readings during CPU read cycles and prevents bus contention during write operations. Use Value: Eliminates need for discrete buffer ICs; ±24 mA drive strength supports direct connection to 24 V industrial field devices through optocouplers.	Use Scenario: Latching lower-address bits from an 8-bit microcontroller to drive external memory or peripheral chips with multiplexed address/data buses. IC Role / Device Role / Timing Role: Captures address byte on rising CLK edge and holds it stable while data transfers occur-enabling time-multiplexed bus protocols like Intel 8080-style addressing. Use Value: 10 ns propagation delay ensures setup/hold timing margins are met even at 8 MHz system clocks; 3-state outputs allow seamless integration with shared memory data lines.
Legacy System Bus Buffering	Digital Test Equipment Signal Conditioning
Use Scenario: Interfacing modern FPGA-based controllers with legacy backplane systems using TTL-level parallel buses (e.g., IEEE-488 GPIB auxiliary lines). IC Role / Device Role / Timing Role: Provides level-shifting and fanout amplification between mismatched logic families-driving up to 10 TTL loads per output while maintaining signal integrity. Use Value: TTL-compatible inputs accept 0.8 V/2.0 V thresholds; 4.4 V VOH at −24 mA ensures noise immunity over long PCB traces in noisy industrial environments.	Use Scenario: Generating synchronized stimulus patterns and capturing response waveforms in automated test equipment requiring precise timing alignment across multiple channels. IC Role / Device Role / Timing Role: Serves as a clock-synchronized input sampler and output driver-latching DUT signals on CLK↑ and presenting them to ADC or logic analyzer inputs with minimal skew. Use Value: Matched tPLH/tPHL (≤12 ns) and tight hold time (1.5 ns) enable sub-10 ns timing resolution; SOP package supports dense layout in compact ATE modules.

Industrial PLC I/O Expansion

Microcontroller Address Latching

Use Scenario: Expanding GPIO count on a programmable logic controller by interfacing parallel sensors and actuators via shared data bus.

IC Role / Device Role / Timing Role: Acts as an 8-bit transparent latch and bus isolator-holds sensor readings during CPU read cycles and prevents bus contention during write operations.

Use Value: Eliminates need for discrete buffer ICs; ±24 mA drive strength supports direct connection to 24 V industrial field devices through optocouplers.

Use Scenario: Latching lower-address bits from an 8-bit microcontroller to drive external memory or peripheral chips with multiplexed address/data buses.

IC Role / Device Role / Timing Role: Captures address byte on rising CLK edge and holds it stable while data transfers occur-enabling time-multiplexed bus protocols like Intel 8080-style addressing.

Use Value: 10 ns propagation delay ensures setup/hold timing margins are met even at 8 MHz system clocks; 3-state outputs allow seamless integration with shared memory data lines.

Legacy System Bus Buffering

Digital Test Equipment Signal Conditioning

Use Scenario: Interfacing modern FPGA-based controllers with legacy backplane systems using TTL-level parallel buses (e.g., IEEE-488 GPIB auxiliary lines).

IC Role / Device Role / Timing Role: Provides level-shifting and fanout amplification between mismatched logic families-driving up to 10 TTL loads per output while maintaining signal integrity.

Use Value: TTL-compatible inputs accept 0.8 V/2.0 V thresholds; 4.4 V VOH at −24 mA ensures noise immunity over long PCB traces in noisy industrial environments.

Use Scenario: Generating synchronized stimulus patterns and capturing response waveforms in automated test equipment requiring precise timing alignment across multiple channels.

IC Role / Device Role / Timing Role: Serves as a clock-synchronized input sampler and output driver-latching DUT signals on CLK↑ and presenting them to ADC or logic analyzer inputs with minimal skew.

Use Value: Matched tPLH/tPHL (≤12 ns) and tight hold time (1.5 ns) enable sub-10 ns timing resolution; SOP package supports dense layout in compact ATE modules.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT574NSR	Octal D-type latch (transparent) vs. edge-triggered flip-flop; identical 3-state outputs and AC specs.	Requires continuous enable signal instead of clock edge; unsuitable for synchronous pipeline stages but better for simple data capture.	Select SN74ACT574NSR only when transparent latching behavior is required; SN74ACT374NSR remains preferred for clock-synchronized systems.
74LVTH374PWRE4	Lower VCC range (2.7–3.6 V); 3.3 V logic family; 3.5 ns typical tpd; different pinout (TSSOP-20).	Designed for low-voltage portable systems-not pin-compatible or voltage-compatible with SN74ACT374NSR.	Choose 74LVTH374PWRE4 only for new 3.3 V designs; SN74ACT374NSR is mandatory for existing 5 V infrastructure or mixed-voltage bus interfacing.

Compared with SN74ACT574NSR and 74LVTH374PWRE4, the SN74ACT374NSR uniquely combines 5 V operation, rising-edge triggering, and SOP-20 packaging-making it the sole option for retrofitting legacy 5 V industrial controllers requiring precise clock-aligned data capture without board redesign.

Availability

SN74ACT374NSR is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, microcontroller address latching, and legacy system bus buffering requiring stable component supply across extended production lifecycles.

Supply support for SN74ACT374NSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of experience in high-reliability industrial and automotive components.

The SN74ACT374NSR belongs to TI's ACT logic family-designed specifically for 5 V systems requiring TTL compatibility, high noise immunity, and robust bus-driving capability in harsh electromagnetic environments.

FAQ

What is the maximum clock frequency supported by the SN74ACT374NSR?

The SN74ACT374NSR supports a maximum clock frequency of 90 MHz under recommended operating conditions (VCC = 5 V, TA = −40°C to +85°C). This is derived from its 5 ns minimum clock pulse width requirement and verified switching characteristics in the official datasheet. The SN74ACT374NSR achieves this performance while maintaining 1.5 ns data hold time and 5.5 ns setup time relative to CLK↑.

Does the SN74ACT374NSR require external pull-up resistors on the OE pin?

Yes-the SN74ACT374NSR requires a pull-up resistor on OE if high-impedance state must be guaranteed during power-up or power-down sequences. TI recommends tying OE to VCC through a resistor sized to limit current based on the driver's sinking capability. Without this, undefined OE states may cause bus contention or unintended output activation during supply ramp-up. The SN74ACT374NSR datasheet specifies this as a design requirement for controlled startup behavior.

Can the SN74ACT374NSR drive standard TTL loads directly?

Yes-the SN74ACT374NSR can drive standard TTL loads directly. Its output drive capability of ±24 mA per pin exceeds the −1.6 mA (high) and 16 mA (low) requirements of standard TTL inputs. Additionally, its TTL-compatible input thresholds (VIH = 2.0 V, VIL = 0.8 V) ensure seamless interoperability with 74LS and 74F families without level translation. This makes the SN74ACT374NSR ideal for bridging legacy and modern 5 V logic subsystems.

What is the thermal resistance (RθJA) of the SN74ACT374NSR in its NS package?

The SN74ACT374NSR in the SOP (NS) package has a junction-to-ambient thermal resistance (RθJA) of 106.2°C/W, as specified in the Thermal Information table of the official datasheet. This value assumes standard JEDEC 2-layer board conditions and confirms suitability for industrial applications where ambient temperatures reach +85°C without forced airflow or heatsinking.

Is the SN74ACT374NSR pin-compatible with other members of the '374 family?

No-the SN74ACT374NSR shares functional equivalence but not universal pin compatibility across all '374 variants. While it matches the pinout of other 20-pin '374 devices in SOIC (DW), SSOP (DB), and TSSOP (PW) packages, the NS package uses identical pin numbering and function mapping per Table 3-1. However, voltage ratings and AC specs differ across families (e.g., LS, F, LVC), so substitution requires verification of VCC range, drive strength, and timing margins-not just pin count or position.

SN74ACT374NSR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74ACT

Package/Case:: 20-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Standard

Type:: D-Type

Output Type:: Tri-State, Non-Inverted

Number of Elements:: 1

Number of Bits per Element:: 8

Clock Frequency:: 160 MHz

Max Propagation Delay @ V, Max CL:: 10ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Iq):: 4 µA

Input Capacitance:: 4.5 pF

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SO

SN74ACT374NSR FAQ

1.How can I place an order for SN74ACT374NSR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74ACT374NSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74ACT374NSR reliable?

The price and inventory of SN74ACT374NSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ACT374NSR is usually 5 days.

3.What payment methods are accepted for SN74ACT374NSR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ACT374NSR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74ACT374NSR?

SN74ACT374NSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74ACT374NSR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74ACT374NSR?

For technical support, including SN74ACT374NSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ACT374NSR requirements.

6.How does Aetrix verify that SN74ACT374NSR is sourced from the original manufacturer or authorized distributors?

All SN74ACT374NSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ACT374NSR meets industry standards.

7.What is the process for return or replacement of SN74ACT374NSR?

All SN74ACT374NSR units undergo pre-shipment inspection (PSI). If there is an issue with SN74ACT374NSR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74ACT374NSR part is unused and in its original packaging.

Return procedure for SN74ACT374NSR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…