Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > FIFOs Memory

Texas Instruments SN74ACT7813-20DL

Name: SN74ACT7813-20DL
Brand: Texas Instruments
SKU: SN74ACT7813-20DL
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74ACT7813-20DL

Manufacturer:: Texas Instruments

Category:: FIFOs Memory

Package:: 56-BSSOP (0.295", 7.50mm Width)

Datasheet:: SN74ACT7813-20DL.pdf

Description:: IC FIFO SYNC 64X18 13NS 56SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,979

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74ACT7813-20DL from Texas Instruments is a 64-word × 18-bit clocked FIFO memory IC with independent asynchronous read/write clocks, 12 ns access time (50-pF load), 67 MHz max data rate, and programmable almost-full/almost-empty flags. It serves as a high-speed buffering interface between mismatched clock domains in digital communication and data acquisition systems.

For engineers reviewing the SN74ACT7813-20DL datasheet, SN74ACT7813-20DL pinout, SN74ACT7813-20DL application, or SN74ACT7813-20DL equivalent, key selection criteria include its dual-clock synchronization architecture, 56-pin SSOP package, 0°C to 70°C operating range, bidirectional configuration capability, and compatibility with SN74ACT7803/SN74ACT7805 for drop-in replacement scenarios.

Technical Context

The SN74ACT7813-20DL implements a synchronous dual-port FIFO using advanced CMOS technology, with write operations triggered on WRTCLK rising edges and read operations on RDCLK rising edges. Its status flags-IR (input-ready), OR (output-ready), HF (half-full), and AF/AE (programmable almost-full/almost-empty)-are all synchronized to their respective clocks.

It supports bidirectional data flow via two devices without external logic and enables word-width expansion to 36 bits. The PEN pin allows programming of AF/AE offset values (X/Y) during reset, defaulting to X=Y=8 if unprogrammed, and RESET requires four rising edges on both clocks to initialize flag states and clear internal pointers.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Depth × Width	64 words × 18 bits - provides 1,152-bit buffer capacity for burst-mode data alignment across clock domains.
Max Clock Frequency	50 MHz - guaranteed operation up to 50 MHz for both read and write clocks per -20 speed grade.
Access Time	12 ns - propagation delay from RDCLK↑ to valid Q0–Q17 output under 50-pF load, enabling high-throughput streaming.
Supply Voltage	4.5 V to 5.5 V - compatible with standard 5-V TTL/CMOS logic rails and tolerant of supply variation.
Operating Temperature	0°C to 70°C - commercial-grade thermal range suitable for industrial control and instrumentation applications.
I/O Drive Strength	16 mA sink / –8 mA source - sufficient to drive 50-pF loads directly and interface with standard logic families without buffers.
Flag Synchronization	All flags (IR, OR, HF, AF/AE) edge-synchronized to WRTCLK or RDCLK - eliminates metastability in clock-domain crossing handshaking.

Pinout & Package

Packaged in a 56-pin Shrink Small-Outline Package (SSOP-DL), 300-mil body width, 25-mil center-to-center lead pitch, RoHS-compliant with NIPDAU finish and MSL Level-1 rating.

Pin/Terminal	Circuit Role	Design Meaning
WRTCLK (25)	Input	Free-running write clock; rising edge triggers data capture when WRTEN1=H, WRTEN2=L, IR=H.
RDCLK (32)	Input	Free-running read clock; rising edge triggers data output when RDEN=L, OE1=L, OE2=L, OR=H.
D0–D17 (2–21,12–11,9–2)	Input	18-bit parallel data input bus; latched on WRTCLK↑ under valid write conditions.
Q0–Q17 (33–34,36–38,40–43,45–49,51,53–55)	Output	18-bit parallel data output bus; driven only when OE1=L, OE2=L, RDEN=L, OR=H.
IR (28)	Output	Input-ready flag synchronized to WRTCLK↑; low = FIFO full, write disabled.
OR (29)	Output	Output-ready flag synchronized to RDCLK↑; low = FIFO empty, read disabled.
HF (22)	Output	Half-full flag; high when ≥32 words stored - used for flow control throttling.
AF/AE (24)	Output	Programmable almost-full/almost-empty flag; high when ≤X words or ≥(64−Y) words stored.
RESET (1)	Input	Asynchronous reset; must be held low while ≥4 WRTCLK↑ and ≥4 RDCLK↑ occur to clear pointers and flags.
PEN (23)	Input	Program enable; samples D0–D4 to set AF/AE offsets X/Y before first write, only when IR=H and WRTCLK=L.
WRTEN1/WRTEN2 (27/26)	Input	Write enable pair; active-high WRTEN1 and active-low WRTEN2 form gated write strobe with IR.
RDEN (31)	Input	Read enable; low enables read operation when OE1=L, OE2=L, OR=H.
OE1/OE2 (56/30)	Input	Output enables; both low required with RDEN=L and OR=H to drive Q0–Q17; either high places outputs in high-Z.
VCC (10,20,44,50,55)	Power	Five distributed 5-V supply pins reduce simultaneous switching noise and improve power integrity.
GND (13,18,35,43,47)	Ground	Five distributed ground pins provide low-inductance return paths and support TI's OEC™ noise-dampening circuitry.

Key Features

Feature	Design Value
Independent Read/Write Clock Domains	Enables seamless bridging between asynchronous subsystems (e.g., CPU ↔ peripheral, FPGA ↔ ADC) without clock domain synchronization logic.
Programmable AF/AE Flag Offsets	Allows custom depth thresholds (X/Y = 0–31) for early warning of buffer saturation or depletion, supporting adaptive flow control in real-time systems.
Bidirectional Configuration Support	Two SN74ACT7813-20DL devices can be interconnected to implement full-duplex 18-bit data exchange without external glue logic or direction control lines.
Width Expansion Capability	Multiple units can be stacked to create wider interfaces (e.g., 36-bit) by connecting D/Q buses in parallel and sharing control signals - no address decoding required.
OEC™ Output Edge Control	Patented TI circuitry minimizes simultaneous switching output noise, reducing EMI and improving signal integrity in dense PCB layouts.

Applications

High-Speed Data Acquisition Interface	Multi-Processor Communication Bridge
Use Scenario: ADC sampling at 60 MSPS feeds data into an FPGA processing pipeline with mismatched internal clock rates. IC Role / Device Role / Timing Role: SN74ACT7813-20DL acts as a clock-domain crossing FIFO, absorbing bursty ADC data on WRTCLK and feeding steady-rate samples to FPGA logic on RDCLK. Use Value: Eliminates data loss due to clock skew; 12 ns access time ensures minimal latency in real-time signal chain buffering.	Use Scenario: Two microcontrollers exchange command/status packets over shared memory-mapped bus with independent timing. IC Role / Device Role / Timing Role: SN74ACT7813-20DL serves as a dual-port handshake buffer, decoupling CPU A's write clock from CPU B's read clock. Use Value: Prevents bus contention and race conditions; IR/OR flags provide deterministic handshaking without polling overhead.
Industrial PLC I/O Module Buffer	Digital Video Frame Synchronizer
Use Scenario: Fieldbus controller collects sensor data from multiple analog inputs and forwards batches to host processor at fixed intervals. IC Role / Device Role / Timing Role: SN74ACT7813-20DL buffers incoming sensor streams on fast local clock and releases them on slower host interface clock. Use Value: HF and AF/AE flags trigger DMA transfers and interrupt generation, optimizing host CPU utilization and minimizing jitter.	Use Scenario: Camera interface ASIC captures progressive-scan video frames and feeds them to display controller running at different pixel clock frequency. IC Role / Device Role / Timing Role: SN74ACT7813-20DL absorbs variable frame arrival times and delivers constant-rate pixel data to display engine. Use Value: 64-word depth accommodates one line of 18-bit RGB data; 50 MHz clock support matches common video timing requirements.

High-Speed Data Acquisition Interface

Multi-Processor Communication Bridge

Use Scenario: ADC sampling at 60 MSPS feeds data into an FPGA processing pipeline with mismatched internal clock rates.

IC Role / Device Role / Timing Role: SN74ACT7813-20DL acts as a clock-domain crossing FIFO, absorbing bursty ADC data on WRTCLK and feeding steady-rate samples to FPGA logic on RDCLK.

Use Value: Eliminates data loss due to clock skew; 12 ns access time ensures minimal latency in real-time signal chain buffering.

Use Scenario: Two microcontrollers exchange command/status packets over shared memory-mapped bus with independent timing.

IC Role / Device Role / Timing Role: SN74ACT7813-20DL serves as a dual-port handshake buffer, decoupling CPU A's write clock from CPU B's read clock.

Use Value: Prevents bus contention and race conditions; IR/OR flags provide deterministic handshaking without polling overhead.

Industrial PLC I/O Module Buffer

Digital Video Frame Synchronizer

Use Scenario: Fieldbus controller collects sensor data from multiple analog inputs and forwards batches to host processor at fixed intervals.

IC Role / Device Role / Timing Role: SN74ACT7813-20DL buffers incoming sensor streams on fast local clock and releases them on slower host interface clock.

Use Value: HF and AF/AE flags trigger DMA transfers and interrupt generation, optimizing host CPU utilization and minimizing jitter.

Use Scenario: Camera interface ASIC captures progressive-scan video frames and feeds them to display controller running at different pixel clock frequency.

IC Role / Device Role / Timing Role: SN74ACT7813-20DL absorbs variable frame arrival times and delivers constant-rate pixel data to display engine.

Use Value: 64-word depth accommodates one line of 18-bit RGB data; 50 MHz clock support matches common video timing requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar FIFO memory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT7803-20DL	Same 56-pin SSOP package, identical pinout, but 256 × 9-bit organization (same total 2,304 bits, narrower/faster width).	Better suited for 9-bit-wide buses (e.g., legacy microprocessor data buses); lower per-bit latency but reduced word-level granularity.	Select when system uses 9-bit data paths or requires higher depth at narrower width; not interchangeable without bus reconfiguration.
SN74ACT7805-20DL	Same footprint and pinout, 128 × 9-bit organization; differs in depth/width trade-off and flag behavior (no AF/AE programmability).	Optimized for longer burst buffering where 9-bit alignment suffices; lacks programmable AF/AE, limiting adaptive flow control.	Choose for cost-sensitive designs needing deeper buffering without programmable thresholds; verify flag timing compatibility.

Compared with SN74ACT7803-20DL and SN74ACT7805-20DL, the SN74ACT7813-20DL uniquely offers 18-bit word width with programmable AF/AE offsets - critical for modern 16–18-bit sensor interfaces and video pipelines requiring precise buffer occupancy signaling.

Availability

SN74ACT7813-20DL is available at Aetrix Electronics and suitable for high-speed data acquisition, multi-processor communication bridges, and industrial PLC I/O modules requiring stable component supply and long-term obsolescence management.

Supply support for SN74ACT7813-20DL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of innovation in high-speed interface and memory products.

The SN74ACT7813-20DL belongs to TI's Widebus™ family of advanced CMOS FIFOs, designed specifically for robust clock-domain crossing in industrial, test equipment, and communications infrastructure applications.

FAQ

What is the maximum guaranteed clock frequency for SN74ACT7813-20DL?

The SN74ACT7813-20DL is rated for a maximum clock frequency of 50 MHz for both read and write operations, as specified in the -20 speed grade. This is verified under recommended operating conditions (VCC = 4.5 V to 5.5 V, TA = 0°C to 70°C) and accounts for worst-case timing margins including setup/hold and propagation delays. The SN74ACT7813-20DL achieves this performance while maintaining 12 ns access time with 50-pF load.

How does the AF/AE flag programming work on SN74ACT7813-20DL?

The AF/AE flag on SN74ACT7813-20DL is programmed via the PEN pin during reset: after asserting RESET and waiting for IR to go high, hold PEN low during a WRTCLK rising edge to latch D0–D4 as the AE offset (X); a second WRTCLK↑ with PEN low sets the AF offset (Y). Both offsets range from 0 to 31. If PEN remains high, SN74ACT7813-20DL defaults to X=Y=8. Programming must occur before the first write.

Can SN74ACT7813-20DL be used in bidirectional data transfer without external logic?

Yes, two SN74ACT7813-20DL devices can be configured for true bidirectional data transfer without additional logic. One device handles A→B writes and B→A reads, the other handles B→A writes and A→B reads, with shared control lines and cross-connected D/Q buses. This leverages the SN74ACT7813-20DL's independent clock domains and flag synchronization to eliminate arbitration complexity.

What is the purpose of the five VCC and five GND pins on SN74ACT7813-20DL?

The five distributed VCC and GND pins on SN74ACT7813-20DL minimize power supply inductance and reduce simultaneous switching noise (SSN). Combined with TI's patented OEC™ output edge control, this layout improves signal integrity, lowers ground bounce, and supports reliable 50 MHz operation in noise-sensitive applications. It also enhances thermal dissipation across the 56-pin SSOP package.

Is SN74ACT7813-20DL pin-compatible with other members of the SN74ACT78xx family?

Yes, SN74ACT7813-20DL is pin-to-pin compatible with SN74ACT7803-20DL and SN74ACT7805-20DL in the same DL (SSOP-56) package. All share identical pin assignments for clocks, enables, flags, data I/O, and power. However, memory organization differs (64×18 vs. 256×9 vs. 128×9), so software/firmware must accommodate width and depth variations even though hardware layout remains unchanged.

SN74ACT7813-20DL Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74ACT

Package/Case:: 56-BSSOP (0.295", 7.50mm Width)

Packaging:: Bulk

Product Status:: Obsolete

Programmable:: Not Verified

Memory Size:: 1.125K (64 x 18)

Function:: Synchronous

Data Rate:: 50MHz

Access Time:: 13ns

Voltage - Supply:: 4.5 V ~ 5.5 V

Current - Supply (Max):: 400µA

Bus Directional:: Uni-Directional

Expansion Type:: Width

Programmable Flags Support:: Yes

Retransmit Capability:: No

FWFT Support:: No

Operating Temperature:: 0°C ~ 70°C

Mounting Type:: Surface Mount

Supplier Device Package:: 56-SSOP

SN74ACT7813-20DL FAQ

1.How can I place an order for SN74ACT7813-20DL through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74ACT7813-20DL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74ACT7813-20DL reliable?

The price and inventory of SN74ACT7813-20DL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ACT7813-20DL is usually 5 days.

3.What payment methods are accepted for SN74ACT7813-20DL?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ACT7813-20DL transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74ACT7813-20DL?

SN74ACT7813-20DL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74ACT7813-20DL order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74ACT7813-20DL?

For technical support, including SN74ACT7813-20DL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ACT7813-20DL requirements.

6.How does Aetrix verify that SN74ACT7813-20DL is sourced from the original manufacturer or authorized distributors?

All SN74ACT7813-20DL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ACT7813-20DL meets industry standards.

7.What is the process for return or replacement of SN74ACT7813-20DL?

All SN74ACT7813-20DL units undergo pre-shipment inspection (PSI). If there is an issue with SN74ACT7813-20DL, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74ACT7813-20DL part is unused and in its original packaging.

Return procedure for SN74ACT7813-20DL:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…