Texas Instruments SN74AHC123AMDREPG4
- Part No.:
- SN74AHC123AMDREPG4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74AHC123AMDREPG4.pdf
- Description:
- IC MULTIVIBRATOR 7.5NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,734
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHC123AMDREPG4 from Texas Instruments is a dual retriggerable monostable multivibrator IC operating from 2 V to 5.5 V, featuring Schmitt-trigger inputs on A, B, and CLR pins, ±1% output pulse-duration variation between channels, and extended temperature range (–55°C to 125°C). It delivers programmable pulse widths via external Rext/Cext networks and supports edge-triggered operation with active-high or active-low gated logic inputs - used in precision timing control for industrial sensor interfaces and power sequencing circuits.
For engineers reviewing the SN74AHC123AMDREPG4 datasheet, SN74AHC123AMDREPG4 pinout, SN74AHC123AMDREPG4 application, or SN74AHC123AMDREPG4 equivalent, key selection considerations include its dual-channel retriggerability, ±1% inter-channel pulse-matching, SOIC-16 package compatibility, and guaranteed glitch-free power-up reset behavior across –55°C to 125°C.
Technical Context
The SN74AHC123AMDREPG4 implements two independent monostable multivibrators with identical timing architecture: each uses an external Rext/Cext network to set pulse duration (tw), supports three trigger modes (A↓/B↑, A↑/B↓, or CLR↑ with A low/B high), and features Schmitt-trigger input hysteresis to reject slow or noisy transitions. Pulse width is calculated as tw = K × Rext × Cext, where K = 1 for Cext ≥ 1000 pF.
Retriggering occurs when a new valid input edge arrives before tw expires, extending the output pulse; CLR overrides all triggers and forces immediate output reset. Propagation delays range from 5.3 ns (tPHL, VCC = 5 V, CL = 15 pF) to 27.5 ns (tPLH, VCC = 3.3 V, CL = 50 pF), with inter-channel pulse-duration variation limited to ±1% under matched external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2 V to 5.5 V - enables direct interface with 2.5 V, 3.3 V, and 5 V logic systems without level shifting. |
| Output Pulse Duration Variation | ±1% - ensures precise timing matching between the two internal monostables for synchronized dual-output applications. |
| Input Hysteresis | Typical 0.3 V at VCC = 3.3 V - rejects slow-rising/falling signals and prevents chatter-induced false triggering. |
| Propagation Delay (tPHL) | 5.3 ns min @ VCC = 5 V, CL = 15 pF - supports high-speed timing control in fast digital subsystems. |
| Quiescent Current (ICC) | 4 µA max @ VCC = 5.5 V - enables ultra-low-power standby in battery-backed or energy-sensitive designs. |
| Operating Temperature | –55°C to 125°C - qualified per MIL-PRF-38535 for aerospace, defense, and harsh-environment industrial use. |
| Output Drive Strength | ±8 mA @ VCC = 5 V - directly drives standard CMOS loads or small LEDs without external buffers. |
Pinout & Package
SN74AHC123AMDREPG4 is housed in a 16-pin SOIC (D) package with 1.27 mm pitch, JEDEC MS-012 compliant, and RoHS-compliant NiPdAu lead finish. The package supports automated placement and reflow up to 260°C (MSL Level-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Gated logic input (low-active) | One of two complementary trigger inputs per channel; requires low-to-high or high-to-low transition depending on mode. |
| 1B, 2B | Gated logic input (high-active) | Complementary trigger input enabling flexible edge-sensitivity configuration per channel. |
| 1CLR, 2CLR | Asynchronous clear input | Active-high override that terminates output pulse immediately, independent of A/B state. |
| 1Q, 2Q | In-phase output | Active-high output pulse synchronized to trigger event; duration set by Rext/Cext. |
| 1Q̅, 2Q̅ | Complementary output | Active-low inverted output, providing simultaneous in-phase and out-of-phase timing signals. |
| 1Cext, 2Cext | External timing capacitor connection | Connects to timing capacitor; value determines pulse width resolution and stability. |
| 1Rext/Cext, 2Rext/Cext | Timing resistor/capacitor common node | Shared terminal for external R and C; sets tw = K × Rext × Cext with K = 1 for Cext ≥ 1000 pF. |
| VCC, GND | Power supply terminals | Single-supply operation; decoupling capacitor required between VCC and GND for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two synchronized but separately triggered timing functions in one SOIC-16 footprint, reducing board space vs discrete solutions. |
| Retriggerable architecture | Allows dynamic extension of output pulse duration during active period - critical for variable-delay pulse stretching in motor control or data sampling. |
| Glitch-free power-up reset | Guarantees Q outputs start low and Q̅ outputs start high at power-on, eliminating need for external reset circuitry. |
| Extended temperature qualification | Validated per MIL-PRF-38535 for operation from –55°C to 125°C, including HAST, temperature cycling, and electromigration testing. |
| Low input leakage current | ±0.1 µA max at VCC = 5.5 V - minimizes timing error drift caused by leakage into Cext node. |
Applications
| Industrial Power Sequencing | Automotive Sensor Signal Conditioning |
|---|---|
Use Scenario: Controlling startup order of multiple voltage rails in programmable logic controllers and motor drives. IC Role / Device Role / Timing Role: Dual monostable provides precisely timed enable pulses for DC/DC converters and FPGA configuration blocks. Use Value: ±1% inter-channel pulse matching ensures rail enable skew remains below 10 ns, preventing latch-up or brownout during cold-start. |
Use Scenario: Debouncing and pulse-shaping analog sensor outputs (e.g., Hall-effect speed sensors) before ADC sampling. IC Role / Device Role / Timing Role: Converts noisy, slow-rising sensor edges into clean, fixed-width digital pulses for microcontroller capture peripherals. Use Value: Schmitt-trigger inputs tolerate <1 V/ns slew rates; retriggerable mode accommodates burst-mode sensor activity without missed events. |
| Test Equipment Trigger Generation | Avionics Watchdog Timing |
Use Scenario: Generating calibrated delay windows for signal integrity validation in boundary-scan testers and logic analyzers. IC Role / Device Role / Timing Role: One channel triggers stimulus generation; second channel gates response capture window with adjustable width. Use Value: External R/C programming allows sub-microsecond to millisecond pulse widths; ±1% matching enables accurate jitter measurement baselines. |
Use Scenario: Implementing fail-safe timeout supervision for flight control processors in unmanned aerial vehicles. IC Role / Device Role / Timing Role: Monostable acts as hardware watchdog timer; CLR input resets on processor heartbeat, Q output drives safety shutdown circuit. Use Value: Extended –55°C to 125°C rating ensures reliable operation in unheated avionics bays; glitch-free power-up prevents spurious resets during engine start. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AHCT123AD | TTL-compatible inputs (VIH = 2 V min), higher ICC (250 µA typ), same SOIC-16 package. | Better suited for mixed 5 V TTL/CMOS systems; less suitable for 2.5 V or battery-powered designs. | Select when interfacing legacy 5 V TTL logic; avoid if low quiescent current or wide VCC range is required. |
| CD74HC123M96 | Standard commercial-grade HC logic (–40°C to 85°C), no MIL-PRF-38535 qualification, identical pinout and timing architecture. | Limited to benign environments; lacks extended temperature validation and enhanced DMS support. | Choose for cost-sensitive consumer or lab equipment where military-grade reliability is unnecessary. |
Compared with SN74AHCT123AD and CD74HC123M96, SN74AHC123AMDREPG4 uniquely combines extended temperature operation, ultra-low ICC, and ±1% inter-channel pulse matching - making it the only option qualified for mission-critical timing in aerospace, defense, and industrial control systems requiring long-term supply continuity.
Availability
SN74AHC123AMDREPG4 is available at Aetrix Electronics and suitable for industrial power sequencing, avionics watchdog timers, and automotive sensor signal conditioning requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for SN74AHC123AMDREPG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability logic solutions, with over 50 years of innovation in timing, power management, and signal chain technologies.
The SN74AHC123A product line delivers radiation-tolerant, extended-temperature monostable multivibrators for mission-critical timing in defense electronics, space systems, and industrial automation where deterministic pulse generation and long-term supply assurance are essential.
FAQ
What is the maximum external timing capacitance supported by SN74AHC123AMDREPG4?
The SN74AHC123AMDREPG4 supports external timing capacitors up to 28 µF, as validated in the datasheet's switching characteristics table (tw = 240 ns with Cext = 28 µF, Rext = 2 kΩ). Larger values risk excessive energy storage during power-down, potentially damaging input protection diodes unless clamped externally. For stable operation, TI recommends Cext ≤ 1 µF unless specific retriggering or long-pulse requirements justify larger values with proper discharge path design.
Does SN74AHC123AMDREPG4 require external pull-up or pull-down resistors on unused inputs?
Yes - all unused inputs of SN74AHC123AMDREPG4 must be held at VCC or GND to ensure proper device operation and prevent floating-node-induced current leakage or erratic triggering. TI's application report SCBA004 explicitly states that unconnected A, B, or CLR inputs can cause increased ICC and unpredictable output behavior. Pull-up/pull-down values of 10 kΩ to 100 kΩ are typical, selected to dominate over input leakage while minimizing power draw.
Can SN74AHC123AMDREPG4 generate asymmetric pulse widths on Q and Q̅ outputs?
No - SN74AHC123AMDREPG4 generates strictly complementary Q and Q̅ outputs with identical pulse duration (tw) and propagation delays (tPLH/tPHL). The internal logic guarantees matched rise/fall times and pulse widths within ±1% variation between channels, but not between Q and Q̅ of the same channel. Any observed asymmetry would result from external loading imbalance or PCB trace mismatch, not device functionality.
What is the minimum retrigger time (tMIR) for SN74AHC123AMDREPG4?
The minimum input retrigger time (tMIR) for SN74AHC123AMDREPG4 is 0.3 × tw, where tw is the programmed pulse width. For example, with tw = 100 µs, tMIR = 30 µs. This ensures the internal timing circuit fully recovers before accepting a new trigger. Experimental data in Figure 3 of the datasheet confirms this relationship holds across VCC = 2 V to 5.5 V and TA = –55°C to 125°C.
Is SN74AHC123AMDREPG4 pin-compatible with SN74AHC123AMDREP?
Yes - SN74AHC123AMDREPG4 is a tape-and-reel variant of SN74AHC123AMDREP with identical SOIC-16 (D) package, pinout, electrical specifications, and thermal ratings. The "G4" suffix denotes TI's green packaging standard (lead-free, RoHS-compliant NiPdAu finish) and does not affect functionality, timing, or compatibility. Both share the same top-side marking "AHC123AEP" and MSL Level-1 rating.
SN74AHC123AMDREPG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 7.5 ns
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 2 V ~ 5.5 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74AHC123AMDREPG4 FAQ
1.How can I place an order for SN74AHC123AMDREPG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHC123AMDREPG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHC123AMDREPG4 reliable?
The price and inventory of SN74AHC123AMDREPG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHC123AMDREPG4 is usually 5 days.
3.What payment methods are accepted for SN74AHC123AMDREPG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHC123AMDREPG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHC123AMDREPG4?
SN74AHC123AMDREPG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHC123AMDREPG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHC123AMDREPG4?
For technical support, including SN74AHC123AMDREPG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHC123AMDREPG4 requirements.
6.How does Aetrix verify that SN74AHC123AMDREPG4 is sourced from the original manufacturer or authorized distributors?
All SN74AHC123AMDREPG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHC123AMDREPG4 meets industry standards.
7.What is the process for return or replacement of SN74AHC123AMDREPG4?
All SN74AHC123AMDREPG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHC123AMDREPG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHC123AMDREPG4 part is unused and in its original packaging.
Return procedure for SN74AHC123AMDREPG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHC123AMDREPG4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
