Texas Instruments SN74AHC126DG4
- Part No.:
- SN74AHC126DG4
- Manufacturer:
- Texas Instruments
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74AHC126DG4.pdf
- Description:
- IC BUF NON-INVERT 5.5V 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,642
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHC126DG4 from Texas Instruments is a quadruple bus buffer gate with independent 3-state outputs, designed for digital signal routing and bus isolation in 2V–5.5V systems. It delivers 3.8 ns typical propagation delay at 5 V, supports ±25 mA output drive, and features balanced CMOS outputs enabling bidirectional bus control in industrial control interfaces and microcontroller peripheral expansion.
For engineers reviewing the SN74AHC126DG4 datasheet, SN74AHC126DG4 pinout, SN74AHC126DG4 application, or SN74AHC126DG4 equivalent, this page provides verified functional modes, thermal performance data, latch-up immunity (≥250 mA), and precise TSSOP-14 package implementation details required for signal integrity validation and PCB layout planning.
Technical Context
The SN74AHC126DG4 implements four identical non-inverting buffer channels, each with separate active-low output enable (OE) control and positive-logic Y = A functionality. Its 3-state outputs support high-impedance tri-state operation during power sequencing or bus arbitration, with guaranteed low leakage (±0.25 µA) and rail-to-rail output voltage swing (0 to VCC).
Designed for mixed-voltage interfacing, it operates across 2V–5.5V supply range with input thresholds scaling proportionally (e.g., VIH = 3.85 V at VCC = 5.5 V). The device uses standard CMOS inputs requiring fast edge rates (≤20 ns/V at 5 V) and mandates termination of unused inputs to VCC or GND to prevent floating-node oscillation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2 V to 5.5 V - enables interoperability between 2.5 V, 3.3 V, and 5 V logic domains without level shifters |
| tPLH / tPHL (5 V) | 3.8 ns typical - ensures sub-4 ns timing margin for 100+ MHz synchronous bus applications |
| IOL / IOH | ±8 mA at 5 V - drives standard TTL loads and short PCB traces without external buffering |
| IOZ (High-Z Leakage) | ±2.5 µA max - minimizes bus contention current when multiple devices share a common line |
| ESD Rating (HBM) | ±2000 V - meets industrial IEC 61000-4-2 system-level robustness requirements |
| Latch-up Immunity | >250 mA per JESD17 - prevents destructive latch-up during transient overvoltage events |
| Operating Temp | –40°C to +85°C - qualified for extended-temperature industrial environments |
Pinout & Package
TSSOP-14 (PW) package: 5 mm × 6.4 mm body size, 14-pin surface-mount, RoHS-compliant, moisture sensitivity level 1 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE, 3OE, 4OE | Active-low output enable (4×) | Independent channel gating; pull to VCC disables output, pull to GND enables Y = A function |
| 1A–4A | Buffer input (4×) | CMOS-compatible inputs requiring fast transitions; must be terminated if unused |
| 1Y–4Y | Buffer output (4×) | 3-state CMOS outputs with balanced sourcing/sinking; high-impedance when OE = high |
| GND (Pin 7) | Ground reference | Primary return path for all I/O and supply currents; requires low-inductance PCB connection |
| VCC (Pin 14) | Power supply | Single-supply rail supporting full 2–5.5 V operating range; decoupling capacitor mandatory |
Key Features
| Feature | Design Value |
|---|---|
| Quadruple independent buffers | Four isolated channels allow concurrent control of separate data paths without crosstalk |
| 3-state output architecture | Enables time-multiplexed bus sharing in multi-master systems (e.g., SPI daisy-chain, parallel ADC interface) |
| Balanced output drive | Symmetric ±8 mA capability at 5 V ensures matched rise/fall times and reduced signal skew |
| Wide supply voltage range | 2V–5.5V operation eliminates need for dedicated level translators in mixed-voltage designs |
| Low dynamic power dissipation | 14 pF typical Cpd enables <1 mW per channel at 10 MHz - critical for battery-powered sensor nodes |
Applications
| Industrial PLC I/O Expansion | Microcontroller Peripheral Bus Isolation |
|---|---|
|
Use Scenario: Isolating GPIO banks on an ARM Cortex-M4 MCU from noisy 24 V industrial fieldbus lines. IC Role / Device Role / Timing Role: Bidirectional buffer with 3-state control synchronizing with MCU's software-configured port direction register. Use Value: Prevents back-driving damage during hot-swap insertion and reduces EMI coupling via controlled slew rate and low leakage (<2.5 µA) in high-Z state. |
Use Scenario: Enabling/disabling parallel LCD data bus segments driven by an 8-bit RISC microcontroller. IC Role / Device Role / Timing Role: Non-inverting bus gate with per-channel OE allowing pixel-data burst transfers while holding display control signals stable. Use Value: 3.8 ns propagation delay ensures setup/hold compliance for 25 MHz LCD write cycles; ±8 mA drive sustains signal integrity across 10 cm FR-4 traces. |
| LED Driver Interface Logic | Digital Signal Enable/Disable |
|
Use Scenario: Driving multiplexed 7-segment LED displays where segment current exceeds MCU GPIO limits. IC Role / Device Role / Timing Role: Current-boosting buffer translating logic-level segment selects into sink-capable outputs tied to common-anode LEDs. Use Value: ±25 mA absolute max rating allows direct connection to 20 mA LEDs; 5.5 V VCC tolerance accommodates LED forward voltage headroom. |
Use Scenario: Selectively enabling clock distribution to FPGA configuration peripherals during boot sequence. IC Role / Device Role / Timing Role: Gate controlling clock enable path with OE synchronized to FPGA's INIT_B assertion. Use Value: Guaranteed high-impedance state during power-up prevents metastability; latch-up immunity (>250 mA) withstands accidental VCC/GND reversal during board bring-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AHCT126PW | 5 V only (4.5–5.5 V), TTL-compatible inputs (VIH = 2 V min) | Better suited for legacy 5 V-only systems interfacing with older microcontrollers lacking AHC-level noise margins | Select when interfacing with 5 V TTL logic families; avoid in mixed-voltage or low-power designs due to higher ICC |
| 74LVC126APW | 1.65–3.6 V range, lower VCC min, 24 mA drive at 3.3 V | Optimized for modern ultra-low-voltage portable electronics with tighter supply constraints | Choose for battery-powered devices requiring sub-2 V operation; not suitable for 5 V bus domains |
Compared with SN74AHCT126PW and 74LVC126APW, the SN74AHC126DG4 uniquely bridges 2–5.5 V operation while maintaining 3.8 ns speed and industrial temperature range - making it the only option for scalable voltage-domain designs requiring single-part logistics across 2.5 V, 3.3 V, and 5 V subsystems.
Availability
SN74AHC126DG4 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, microcontroller peripheral bus isolation, LED driver interface logic, and digital signal enable/disable applications requiring stable component supply and long-term production continuity.
Supply support for SN74AHC126DG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 90 years of innovation in industrial, automotive, and communications markets.
The SN74AHC126DG4 belongs to TI's AHC logic family - engineered for high-speed, low-power, wide-voltage digital interfacing in industrial automation, test equipment, and programmable logic controllers.
FAQ
What is the maximum recommended operating voltage for SN74AHC126DG4?
The SN74AHC126DG4 has an absolute maximum VCC rating of 7 V, but its recommended operating range is strictly 2 V to 5.5 V per TI SCLS257N. Operating above 5.5 V voids parametric guarantees and risks permanent damage. At 5.5 V, VIH reaches 3.85 V and VOL remains ≤0.1 V under 50 µA load - confirming robust noise margin within spec.
How does SN74AHC126DG4 handle unused inputs and outputs?
Unused inputs on the SN74AHC126DG4 must be tied to VCC or GND - never left floating - to prevent excessive current draw and oscillation, per TI application note SCBA004. Unused 3-state outputs may be left disconnected, but if bus termination is required, a 10 kΩ pull-up/down resistor ensures known voltage in high-Z state without exceeding leakage specs (±2.5 µA).
Can SN74AHC126DG4 drive transmission lines directly?
Yes - the SN74AHC126DG4 can drive short PCB traces (<10 cm) and unterminated stubs typical in backplane or board-level interconnects. Its 3.8 ns propagation delay and ±8 mA drive at 5 V support clean edges into 50 Ω loads, but for longer lines or impedance-critical applications, external series termination (e.g., 33 Ω) is recommended to suppress reflections observed in TI's characteristic impedance modeling.
What thermal considerations apply to SN74AHC126DG4 in TSSOP-14 package?
The SN74AHC126DG4 in PW package has RθJA = 147.7 °C/W (JEDEC std). At 8 mA per channel and 5 V supply, worst-case power dissipation is ~17 mW - resulting in <3°C junction rise above ambient. No heatsink is needed, but ensure ≥200 mils of copper pour under pin 7 (GND) and pin 14 (VCC) to maintain thermal stability during sustained 85°C operation.
Is SN74AHC126DG4 compatible with 3.3 V microcontrollers?
Yes - the SN74AHC126DG4 is fully compatible with 3.3 V microcontrollers. At VCC = 3.3 V, VIH = 2.1 V and VIL = 0.9 V provide 1.2 V noise margin, while tPLH/tPHL remain ≤8 ns (typical) and output drive stays at ±4 mA. Its 2–5.5 V range allows direct connection to 3.3 V GPIO without level shifters, confirmed by TI's switching characteristics tables for 3.3 V ±0.3 V operation.
SN74AHC126DG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 2V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
SN74AHC126DG4 FAQ
1.How can I place an order for SN74AHC126DG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHC126DG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHC126DG4 reliable?
The price and inventory of SN74AHC126DG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHC126DG4 is usually 5 days.
3.What payment methods are accepted for SN74AHC126DG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHC126DG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHC126DG4?
SN74AHC126DG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHC126DG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHC126DG4?
For technical support, including SN74AHC126DG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHC126DG4 requirements.
6.How does Aetrix verify that SN74AHC126DG4 is sourced from the original manufacturer or authorized distributors?
All SN74AHC126DG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHC126DG4 meets industry standards.
7.What is the process for return or replacement of SN74AHC126DG4?
All SN74AHC126DG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHC126DG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHC126DG4 part is unused and in its original packaging.
Return procedure for SN74AHC126DG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHC126DG4 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
