Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74AHC126DGVR

Name: SN74AHC126DGVR
Brand: Texas Instruments
SKU: SN74AHC126DGVR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74AHC126DGVR

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-TFSOP (0.173", 4.40mm Width)

Datasheet:: SN74AHC126DGVR.pdf

Description:: IC BUF NON-INVERT 5.5V 14TVSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,381

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74AHC126DGVR from Texas Instruments is a quadruple bus buffer gate with independent 3-state outputs, designed for digital signal routing and bus isolation in 2V–5.5V systems. It delivers 3.8 ns typical propagation delay at 5 V, supports ±25 mA output drive, and operates across –40°C to +85°C - enabling use in industrial control backplanes and low-voltage logic interfacing.

For engineers reviewing the SN74AHC126DGVR datasheet, SN74AHC126DGVR pinout, SN74AHC126DGVR application, or SN74AHC126DGVR equivalent, key selection criteria include its 14-pin TVSOP package, per-channel OE control, 3-state output behavior under power sequencing, and compatibility with AHC logic family voltage thresholds and noise margins.

Technical Context

This device implements four identical non-inverting buffer channels (Y = A), each with dedicated active-low output enable (OE) control. All inputs and outputs are standard CMOS, with balanced sourcing/sinking capability and built-in negative input clamping diodes.

It operates across 2V–5.5V V_CC, meets JESD 17 latch-up >250 mA, and exhibits 14 pF typical power dissipation capacitance. Output transitions are characterized at 15 pF and 50 pF loads, with timing specified over full temperature range and supply voltages.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2 V to 5.5 V - supports mixed-voltage system interfacing between 2.5 V, 3.3 V, and 5 V logic domains
t_PD (typ, 5 V)	3.8 ns - enables high-speed data routing in synchronous bus architectures with <10 ns timing budgets
I_OH/I_OL	±4 mA @ 3.3 V, ±8 mA @ 5 V - sufficient to drive multiple CMOS loads or light LEDs without external buffers
Input Thresholds	V_IL ≤ 0.9 V / V_IH ≥ 2.1 V @ 3 V - ensures robust noise immunity and compatibility with TTL and CMOS logic families
3-State Leakage	I_OZ ≤ ±2.5 µA - maintains bus integrity during high-impedance state with minimal DC loading on shared lines
ESD Rating	HBM ±2000 V, CDM ±1000 V - meets industrial handling requirements without additional protection circuitry

Pinout & Package

SN74AHC126DGVR uses a 14-pin TVSOP (Thin Very Small Outline Package) with 0.5 mm pitch, body size 3.6 mm × 4.4 mm, and thermal pad not present - distinct from WQFN variants.

Pin/Terminal	Circuit Role	Design Meaning
1OE, 2OE, 3OE, 4OE	Active-low output enable (per channel)	Independent gating of each buffer output; pulled low to enable Y = A, high to force high-Z state
1A–4A	Buffer input (per channel)	CMOS-compatible digital input; must be terminated to V_CC or GND if unused to prevent floating
1Y–4Y	Buffer output (per channel)	3-state CMOS output; sinks/sources up to ±8 mA at 5 V; high-Z state draws ≤2.5 µA leakage
V_CC (Pin 14)	Positive supply	Single rail powering all four channels; decoupling capacitor required within 1 cm of pin
GND (Pin 7)	Ground reference	Common return path for all I/O and supply currents; connects to PCB ground plane for noise control

Key Features

Feature	Design Value
Quadruple independent buffers	Four isolated Y = A channels allow simultaneous control of separate data paths without crosstalk
Per-channel 3-state control	Dedicated OE pins per buffer enable selective bus arbitration and hot-swap-safe line isolation
Balanced CMOS outputs	Symmetric ±8 mA drive at 5 V ensures matched rise/fall times and reduces signal skew on transmission lines
Wide V_CC range (2–5.5 V)	Eliminates level-shifting components when interfacing 2.5 V FPGAs to 5 V peripherals or legacy systems
Low dynamic power	14 pF C_pd and <40 µA I_CC at 5.5 V support energy-efficient operation in battery-backed or thermally constrained designs

Applications

Industrial Backplane Interface	LED Driver Enable Logic
Use Scenario: Isolating microcontroller GPIOs from noisy 24 V PLC I/O modules via optocoupler interfaces. IC Role / Device Role / Timing Role: Bus buffer providing level-shifted, slew-controlled signal conditioning and output disable during reset. Use Value: Prevents bus contention during power-up by holding outputs in high-Z until firmware initializes OE lines.	Use Scenario: Driving 8-segment LED displays from a 3.3 V MCU while sharing common anode lines with other peripherals. IC Role / Device Role / Timing Role: Digital switch enabling/disabling current paths to individual display segments with precise timing control. Use Value: Delivers 8 mA per segment at 3.3 V without external transistors, reducing BOM count and layout area.
Memory Address Bus Isolation	Test Access Port (TAP) Signal Routing
Use Scenario: Separating SRAM address lines from FPGA configuration logic to avoid timing violations during reconfiguration. IC Role / Device Role / Timing Role: Bidirectional buffer isolating address latches from active memory cycles using OE-controlled directionality. Use Value: 3.8 ns t_PD ensures setup/hold timing margins remain intact even at 100 MHz bus speeds.	Use Scenario: Multiplexing JTAG signals between multiple ASICs on a shared debug header in production test fixtures. IC Role / Device Role / Timing Role: Signal router enabling one-at-a-time TAP access with glitch-free state transitions. Use Value: Low 14 pF C_pd minimizes capacitive loading on IEEE 1149.1 TCK/TMS lines, preserving edge integrity.

Industrial Backplane Interface

LED Driver Enable Logic

Use Scenario: Isolating microcontroller GPIOs from noisy 24 V PLC I/O modules via optocoupler interfaces.

IC Role / Device Role / Timing Role: Bus buffer providing level-shifted, slew-controlled signal conditioning and output disable during reset.

Use Value: Prevents bus contention during power-up by holding outputs in high-Z until firmware initializes OE lines.

Use Scenario: Driving 8-segment LED displays from a 3.3 V MCU while sharing common anode lines with other peripherals.

IC Role / Device Role / Timing Role: Digital switch enabling/disabling current paths to individual display segments with precise timing control.

Use Value: Delivers 8 mA per segment at 3.3 V without external transistors, reducing BOM count and layout area.

Memory Address Bus Isolation

Test Access Port (TAP) Signal Routing

Use Scenario: Separating SRAM address lines from FPGA configuration logic to avoid timing violations during reconfiguration.

IC Role / Device Role / Timing Role: Bidirectional buffer isolating address latches from active memory cycles using OE-controlled directionality.

Use Value: 3.8 ns t_PD ensures setup/hold timing margins remain intact even at 100 MHz bus speeds.

Use Scenario: Multiplexing JTAG signals between multiple ASICs on a shared debug header in production test fixtures.

IC Role / Device Role / Timing Role: Signal router enabling one-at-a-time TAP access with glitch-free state transitions.

Use Value: Low 14 pF C_pd minimizes capacitive loading on IEEE 1149.1 TCK/TMS lines, preserving edge integrity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC126A	Lower V_CC min (1.65 V), higher I_O (±24 mA), but reduced noise margin at 5 V	Better suited for 1.8 V/3.3 V mixed-signal SoC interfaces; less tolerant of 5 V TTL input overshoot	Select when operating below 2 V or requiring higher drive; verify input clamp diode limits for 5 V-tolerant use
74AHC125	Active-high OE instead of active-low; otherwise identical AHC family specs and pinout	Requires inverted OE control logic; no change to signal path or timing behavior	Choose when system-level OE generation aligns with high-enable logic; no PCB redesign needed

Compared with SN74AHC126DGVR, SN74LVC126A offers wider low-voltage operation but narrower 5 V noise immunity, while 74AHC125 provides identical performance with inverted enable polarity - making it a drop-in functional substitute where OE logic inversion is acceptable.

Availability

SN74AHC126DGVR is available at Aetrix Electronics and suitable for industrial automation backplanes, LED display controllers, and memory interface isolation requiring stable component supply and long-term manufacturability.

Supply support for SN74AHC126DGVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 50 years of innovation in industrial, automotive, and communications markets.

SN74AHC126DGVR belongs to TI's AHC logic family, engineered for high-speed, low-power, 3-state bus buffering in mixed-voltage digital systems - emphasizing robustness, timing predictability, and wide supply tolerance.

FAQ

What is the recommended power supply decoupling for SN74AHC126DGVR?

Place a 0.1 µF ceramic capacitor between V_CC (Pin 14) and GND (Pin 7), located within 1 cm of the package. For systems with heavy switching loads, add a 4.7 µF bulk capacitor nearby. This ensures stable operation by suppressing high-frequency supply noise and maintaining clean logic thresholds during output transitions in SN74AHC126DGVR.

Can SN74AHC126DGVR drive 5 V TTL inputs directly?

Yes - SN74AHC126DGVR VOH exceeds 2.4 V at I_OH = –0.4 mA when V_CC = 5 V, satisfying TTL VIH minimum. Its 5.5 V absolute max rating also allows safe 5 V operation. However, ensure V_CC is set to 5 V (not 3.3 V) to guarantee compatible VOH levels across temperature for reliable SN74AHC126DGVR TTL interfacing.

How should unused inputs be handled on SN74AHC126DGVR?

All unused inputs on SN74AHC126DGVR - including A and OE pins - must be tied to V_CC or GND. Floating CMOS inputs cause excessive current draw and potential oscillation. A 10 kΩ pull-up or pull-down resistor is recommended for OE pins left inactive, ensuring defined logic states and preventing unintended output enable during power sequencing of SN74AHC126DGVR.

Does SN74AHC126DGVR support hot-swap insertion?

SN74AHC126DGVR supports controlled hot-swap via its 3-state outputs: hold all OE pins high during insertion to maintain high-Z state until power stabilizes and firmware asserts enable. Its ±2000 V HBM ESD rating and latch-up immunity (>250 mA) further enhance survivability. However, V_CC ramp rate must stay within 10 V/ms to avoid undefined behavior during SN74AHC126DGVR power-up.

What is the maximum capacitive load SN74AHC126DGVR can drive at 100 MHz?

SN74AHC126DGVR is not rated for 100 MHz continuous operation - its 3.8 ns t_PD implies usable bandwidth up to ~100 MHz only for short pulses or low-duty-cycle signals. For sustained 100 MHz clock distribution, capacitive load must be ≤15 pF to meet timing specs. At 50 pF, t_PD increases to 5.3 ns, limiting practical frequency to ~60 MHz for SN74AHC126DGVR in high-load configurations.

SN74AHC126DGVR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74AHC

Package/Case:: 14-TFSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 2V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TVSOP

SN74AHC126DGVR FAQ

1.How can I place an order for SN74AHC126DGVR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74AHC126DGVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74AHC126DGVR reliable?

The price and inventory of SN74AHC126DGVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHC126DGVR is usually 5 days.

3.What payment methods are accepted for SN74AHC126DGVR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHC126DGVR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74AHC126DGVR?

SN74AHC126DGVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74AHC126DGVR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74AHC126DGVR?

For technical support, including SN74AHC126DGVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHC126DGVR requirements.

6.How does Aetrix verify that SN74AHC126DGVR is sourced from the original manufacturer or authorized distributors?

All SN74AHC126DGVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHC126DGVR meets industry standards.

7.What is the process for return or replacement of SN74AHC126DGVR?

All SN74AHC126DGVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHC126DGVR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74AHC126DGVR part is unused and in its original packaging.

Return procedure for SN74AHC126DGVR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…