Texas Instruments SN74AHC158PWR
- Part No.:
- SN74AHC158PWR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74AHC158PWR.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHC158PWR from Texas Instruments is a quadruple 2-line to 1-line data selector/multiplexer in TSSOP-16 package, operating from 2 V to 5.5 V, delivering inverted output logic, common strobe (G) control, and propagation delays as low as 4.1 ns at 5 V with 15-pF load. It serves in digital signal routing for microcontroller peripheral selection, address decoding, and bus multiplexing in industrial control modules.
For engineers reviewing the SN74AHC158PWR datasheet, SN74AHC158PWR pinout, SN74AHC158PWR application, or SN74AHC158PWR equivalent, key selection criteria include its 16-pin TSSOP footprint, guaranteed 25-mA output drive capability, latch-up immunity exceeding 250 mA per JESD 17, ESD robustness (2000-V HBM), and compatibility with mixed-voltage 3.3-V/5-V system interfaces.
Technical Context
The SN74AHC158PWR implements four independent 2:1 multiplexers sharing a single active-low strobe (G) input and a common select line (A/B). When G is high, all outputs (1Y–4Y) are forced high regardless of inputs; when G is low, each Y output reflects the inverted value of the selected A or B input based on A/B state.
Its CMOS AHC-family architecture ensures rail-to-rail output swing, low static current (ICC ≤ 40 µA at 5.5 V), and input thresholds scaled to VCC (VIH = 0.7×VCC, VIL = 0.3×VCC). Switching performance is characterized across 15-pF and 50-pF loads, with tPLH/tPHL ranging from 4.1 ns to 19.5 ns depending on VCC and load capacitance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2 V to 5.5 V - supports direct interface with 3.3-V and 5-V logic families without level shifters. |
| Output Drive | ±8 mA at 5 V - sufficient to drive standard TTL loads or multiple CMOS inputs without buffering. |
| Propagation Delay | 4.1 ns (min) at 5 V, 15-pF load - enables use in high-speed address/data switching up to ~100 MHz effective toggle rate. |
| Input Thresholds | VIH = 3.85 V, VIL = 1.65 V at VCC = 5.5 V - ensures noise margin > 0.5 V under worst-case supply and temperature conditions. |
| ESD Rating | 2000-V HBM - meets IEC 61000-4-2 Level 2 for board-level handling and system integration reliability. |
| Latch-Up Immunity | >250 mA per JESD 17 - prevents destructive failure during transient overvoltage or ground bounce events. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded systems including motor drives and PLC I/O modules. |
Pinout & Package
TSSOP-16 package (PW), 4.4 mm × 5.0 mm body, 0.65 mm pitch, 1.2 mm max height, moisture sensitivity level 1 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1A | Data input A for first multiplexer - routed to 1Y when A/B = L and G = L. |
| 2 | 1B | Data input B for first multiplexer - routed to 1Y when A/B = H and G = L. |
| 3 | 2A | Data input A for second multiplexer - same functional role as Pin 1, independent channel. |
| 4 | 2B | Data input B for second multiplexer - same functional role as Pin 2, independent channel. |
| 5 | 3A | Data input A for third multiplexer - enables parallel 4-channel selection in compact layout. |
| 6 | 3B | Data input B for third multiplexer - complements Pin 5 for full quad 2:1 functionality. |
| 7 | 4A | Data input A for fourth multiplexer - completes set of eight data inputs (4×A/B pairs). |
| 8 | 4B | Data input B for fourth multiplexer - provides full 4×2:1 routing capability in single IC. |
| 9 | GND | Ground reference - must be low-impedance connection to minimize switching noise coupling. |
| 10 | VCC | Power supply - bypass with 0.1-µF ceramic capacitor near Pin 10 for stable operation. |
| 11 | A/B | Common select line - controls source selection (A or B) across all four multiplexers simultaneously. |
| 12 | G | Strobe enable - active-low global gate; forces all outputs high when asserted (G = H). |
| 13 | 1Y | Inverted output of first multiplexer - Y = NOT(selected input), enabling active-low logic functions. |
| 14 | 2Y | Inverted output of second multiplexer - matches Pin 13 timing and drive strength. |
| 15 | 3Y | Inverted output of third multiplexer - identical electrical specs to Pins 13–14. |
| 16 | 4Y | Inverted output of fourth multiplexer - completes quad inverted-output set for synchronous routing. |
Key Features
| Feature | Design Value |
|---|---|
| Inverted Output Logic | Eliminates need for external inverters in active-low enable or select paths, reducing component count and board area. |
| Wide Supply Range (2–5.5 V) | Enables drop-in use in both legacy 5-V and modern 3.3-V systems without redesign or voltage translation. |
| Common Strobe (G) Input | Allows simultaneous enable/disable of all four channels - critical for synchronized bus arbitration or power-gated subsystems. |
| High Noise Immunity | Guaranteed VIH/VIL margins and 2000-V HBM rating ensure reliable operation in electrically noisy industrial environments. |
| Low Dynamic Power | 11-pF power dissipation capacitance (Cpd) minimizes switching current, supporting energy-efficient designs at 1-MHz clock rates. |
Applications
| Industrial PLC I/O Expansion | Microcontroller Peripheral Selection |
|---|---|
Use Scenario: Routing analog sensor inputs or digital status lines from modular I/O cards to a central controller via shared backplane bus. IC Role / Device Role / Timing Role: Data selector enabling time-multiplexed sampling of up to eight discrete signals using four parallel 2:1 paths. Use Value: Reduces connector pin count by 50% versus individual signal routing while maintaining deterministic latency under strobe control. |
Use Scenario: Selecting between two UART transceivers, SPI flash devices, or GPIO expanders connected to a single MCU port. IC Role / Device Role / Timing Role: Hardware-based peripheral switch controlled by MCU GPIO (A/B and G), eliminating software overhead. Use Value: Enables zero-latency hardware switching with sub-5-ns propagation delay, avoiding interrupt latency or polling delays. |
| Legacy Bus Interface Translation | Digital Test Equipment Signal Routing |
Use Scenario: Adapting 5-V parallel address/data buses to 3.3-V FPGA or ASIC interfaces in upgrade paths. IC Role / Device Role / Timing Role: Voltage-tolerant multiplexer providing bidirectional signal conditioning without level-shifter ICs. Use Value: Maintains signal integrity across voltage domains while preserving setup/hold timing due to matched tPLH/tPHL. |
Use Scenario: Configurable signal path routing inside automated test equipment (ATE) for stimulus/response channel assignment. IC Role / Device Role / Timing Role: Precision-controlled multiplexer with guaranteed monotonic switching and no glitch generation. Use Value: Ensures repeatable test vector timing with <10-ns skew across all four channels, critical for parametric measurement accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LV158APWR | Lower VCC range (1.65–5.5 V); higher propagation delay (7.5 ns min at 5 V); LV-family drive strength (±12 mA). | Better suited for ultra-low-power battery-operated systems; less suitable for high-speed 5-V legacy bus interfacing. | Select when supply voltage may dip below 2 V or when lower ICC (<1 µA) is prioritized over speed. |
| 74AHC157PW | Non-inverting outputs; identical pinout except output polarity; same VCC, timing, and drive specs. | Required where downstream logic expects true (non-inverted) data; incompatible if existing firmware relies on inverted Y behavior. | Choose only when system-level logic requires non-inverted outputs - not a drop-in replacement due to functional inversion mismatch. |
Compared with SN74LV158APWR, SN74AHC158PWR delivers faster switching and stronger drive for 5-V systems; compared with 74AHC157PW, it provides inverted outputs essential for active-low enable schemes but requires logic inversion in upstream/downstream stages if true outputs are needed.
Availability
SN74AHC158PWR is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, microcontroller peripheral selection, legacy bus interface translation, and digital test equipment signal routing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74AHC158PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in industrial, automotive, and communications markets.
The SN74AHC158PWR belongs to TI's advanced high-speed CMOS (AHC) logic family, designed specifically for low-power, high-noise-immunity digital signal routing in space-constrained industrial and automation equipment.
FAQ
What is the maximum clock frequency supported by SN74AHC158PWR in a multiplexing application?
The SN74AHC158PWR does not operate on a clock; it is a combinational logic device. Its usable toggle rate depends on propagation delay and system timing margins. With tPHL/tPLH as low as 4.1 ns at 5 V and 15-pF load, SN74AHC158PWR supports reliable data switching up to approximately 100 MHz in well-designed PCB layouts with controlled trace impedance and proper decoupling. Always verify setup/hold times against your controller's timing specifications when using SN74AHC158PWR in high-speed routing.
Does SN74AHC158PWR require external pull-up or pull-down resistors on unused inputs?
Yes. Per TI's SCBA004 application report, all unused inputs of SN74AHC158PWR - including A/B, G, and any unconnected A or B lines - must be tied to VCC or GND to prevent floating nodes that cause increased ICC, oscillation, or premature device failure. Leaving inputs unconnected violates recommended operating conditions and voids parametric guarantees. This requirement applies strictly to SN74AHC158PWR and is documented in its official datasheet Section "Recommended Operating Conditions" Note 3.
Can SN74AHC158PWR be used in mixed-voltage systems with both 3.3-V and 5-V logic?
Yes. SN74AHC158PWR operates from 2 V to 5.5 V and features voltage-tolerant inputs: VI can range from –0.5 V to 7 V, allowing safe interfacing with 5-V outputs even when VCC = 3.3 V. Outputs swing rail-to-rail, so SN74AHC158PWR driven at 3.3 V produces 0–3.3-V signals compatible with 3.3-V receivers, while at 5 V it delivers 0–5-V levels for legacy 5-V loads. This dual-voltage flexibility is a core design feature of the SN74AHC158PWR.
Is SN74AHC158PWR pin-compatible with SN74AHC157PWR?
No. Although SN74AHC158PWR and SN74AHC157PWR share identical pinouts and package (TSSOP-16), they differ functionally: SN74AHC158PWR provides inverted outputs (Y = NOT(selected input)), while SN74AHC157PWR provides true outputs (Y = selected input). Swapping them without logic inversion elsewhere will cause functional failure. The SN74AHC158PWR datasheet explicitly states this inversion behavior, making it incompatible as a drop-in replacement for SN74AHC157PWR in existing designs.
What thermal derating guidance applies to SN74AHC158PWR in high-density PCB layouts?
SN74AHC158PWR in TSSOP-16 (PW) has a θJA of 108°C/W. At 5 V and 25°C ambient, worst-case power dissipation is ~1.1 mW (ICC × VCC), generating negligible self-heating. However, in high-density layouts with adjacent heat sources, maintain ≥0.5-mm clearance from thermal vias or copper pours, avoid enclosing the device under shield cans without ventilation, and use at least two 0.3-mm thermal vias per power/ground pad. These practices ensure SN74AHC158PWR remains within its –40°C to +85°C operating range under sustained load.
SN74AHC158PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHC
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 8mA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
SN74AHC158PWR FAQ
1.How can I place an order for SN74AHC158PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHC158PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHC158PWR reliable?
The price and inventory of SN74AHC158PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHC158PWR is usually 5 days.
3.What payment methods are accepted for SN74AHC158PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHC158PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHC158PWR?
SN74AHC158PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHC158PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHC158PWR?
For technical support, including SN74AHC158PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHC158PWR requirements.
6.How does Aetrix verify that SN74AHC158PWR is sourced from the original manufacturer or authorized distributors?
All SN74AHC158PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHC158PWR meets industry standards.
7.What is the process for return or replacement of SN74AHC158PWR?
All SN74AHC158PWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHC158PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHC158PWR part is unused and in its original packaging.
Return procedure for SN74AHC158PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHC158PWR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
