Texas Instruments SN74AHC1G09DCKR
- Part No.:
- SN74AHC1G09DCKR
- Manufacturer:
- Texas Instruments
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
SN74AHC1G09DCKR.pdf
- Description:
- IC GATE AND 1CH 2-INP SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:11,448
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHC1G09 from Texas Instruments is a single 2-input positive-AND gate with open-drain output, performing Y = A × B logic in CMOS technology. It operates from 2 V to 5.5 V, delivers ≤6 ns propagation delay at 5 V, sinks up to ±8 mA, and supports industrial temperature range (–55°C to +125°C). It is used in power-good signal combining and digital enable control circuits.
For engineers reviewing the SN74AHC1G09 datasheet, SN74AHC1G09 pinout, SN74AHC1G09 application, or SN74AHC1G09 equivalent, key selection considerations include open-drain output compatibility with wired-AND bus topologies, voltage-level translation capability across 2–5.5 V rails, input overvoltage tolerance, Schmitt-trigger input noise immunity, and SC70-5 package footprint constraints.
Technical Context
The SN74AHC1G09 implements a single Boolean AND function with true (non-inverted) logic output polarity and open-drain termination - requiring an external pull-up resistor for high-level assertion. Its inputs feature Schmitt-trigger thresholds, enhancing noise rejection in noisy digital environments.
It supports mixed-voltage interfacing: inputs tolerate voltages up to 5.5 V regardless of VCC, and the open-drain output can be pulled to a higher rail than VCC (e.g., 3.3 V device driving 5 V bus), enabling level-shifting without additional components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Single 2-input positive-AND (Y = A × B) |
| Output Type | Open-drain - requires external pull-up; enables wired-AND, I²C-compatible bus sharing, and level translation |
| VCC Range | 2 V to 5.5 V - interoperable across 2.5 V, 3.3 V, and 5 V systems |
| tPD (max) | 6 ns at VCC = 5 V, CL = 15 pF - suitable for sub-100 MHz digital timing paths |
| IOL (max) | 8 mA at VCC = 5 V - sufficient to drive standard TTL loads or multiple CMOS inputs |
| Input Thresholds | Schmitt-trigger inputs - hysteresis improves noise margin on slow or noisy signals |
| Operating Temp | –55°C to +125°C - qualified for extended industrial and automotive-adjacent environments |
Pinout & Package
SN74AHC1G09DCKR uses the SC70-5 (DCK) package: 2.0 mm × 2.1 mm body size, 1.1 mm max height, 5-pin surface-mount outline with gull-wing leads. Pin 1 is marked by a dot or beveled edge at the top-left corner (Q3 quadrant in tape).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Input | First AND operand; Schmitt-triggered, overvoltage-tolerant up to 5.5 V |
| 2 (B) | Input | Second AND operand; identical electrical behavior to Pin 1 |
| 3 (GND) | Ground | Reference return path for all internal circuitry and output sink current |
| 4 (Y) | Output | Open-drain output - must be externally pulled up; sinks current only |
| 5 (VCC) | Power | Positive supply rail (2–5.5 V); bypass capacitor required per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range | 2 V to 5.5 V operation enables reuse across multiple voltage domains without redesign |
| Open-drain output | Supports wired-AND logic, I²C-style multi-master buses, and bidirectional level translation |
| Schmitt-trigger inputs | Provides >0.3 V hysteresis - rejects EMI and stabilizes response to slow-rising signals |
| Low ICC | ≤10 µA max quiescent current - critical for battery-backed or always-on monitoring circuits |
| High ESD rating | ±2500 V HBM - reduces need for external protection in handling-sensitive applications |
Applications
| Power Sequencing Control | Digital Enable Logic |
|---|---|
Use Scenario: Coordinating startup order of multiple DC/DC converters in FPGA or MCU power domains to prevent latch-up or brownout. IC Role / Device Role / Timing Role: AND gate combines individual "power good" signals - only asserts system enable when all rails are stable. Use Value: Eliminates need for discrete diode-OR or microcontroller polling; deterministic hardware-level sequencing with <6 ns latency. | Use Scenario: Enabling peripheral subsystems (e.g., sensor interface, display driver) only when host processor and voltage rails are fully operational. IC Role / Device Role / Timing Role: Acts as a hardware interlock - outputs active-low enable only when both processor-ready and voltage-stable signals are high. Use Value: Prevents spurious peripheral activation during boot; leverages open-drain output to share enable line across multiple downstream devices. |
| Level-Translation Interface | Noise-Immune Signal Conditioning |
Use Scenario: Interfacing a 3.3 V microcontroller GPIO to a 5 V I²C bus or legacy parallel control line. IC Role / Device Role / Timing Role: Open-drain output pulled to 5 V rail; inputs accept 3.3 V logic levels while tolerating 5 V transients. Use Value: Achieves bidirectional voltage translation without dedicated level shifter ICs or MOSFETs - reduces BOM count and board area. | Use Scenario: Debouncing mechanical switch inputs or cleaning up slow-rising reset signals from RC networks. IC Role / Device Role / Timing Role: Schmitt-trigger inputs convert noisy or sluggish edges into clean, fast CMOS-compatible transitions. Use Value: Removes need for external RC filters or comparator-based conditioning; ensures reliable logic state capture across –55°C to +125°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2-input open-drain AND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G09DCKR | Lower VCC range (1.65–5.5 V); slightly faster tPD (5.5 ns @ 3.3 V); same SC70-5 package | Better suited for 1.8 V logic domains; not rated for 2 V minimum operation | Select when operating below 2 V or prioritizing speed over wide-voltage flexibility |
| MC74VHC1G09DTT1G | Same logic function and open-drain output; different pinout (Pin 1 = VCC, Pin 2 = A, Pin 3 = B, Pin 4 = GND, Pin 5 = Y); SOT-23-5 package | Requires PCB layout change; higher RθJA (300°C/W vs. 289°C/W) limits thermal headroom | Use only if legacy design uses ON Semiconductor's pinout and thermal budget permits |
Compared with SN74LVC1G09DCKR, the SN74AHC1G09DCKR offers guaranteed 2 V operation and superior noise immunity via Schmitt inputs; compared with MC74VHC1G09DTT1G, it provides lower thermal resistance and TI's full production support, but requires adherence to TI's SC70 pinout (A-B-GND-Y-VCC).
Availability
SN74AHC1G09DCKR is available at Aetrix Electronics and suitable for power sequencing control, digital enable logic, and level-translation interface applications requiring stable component supply, long-term industrial lifecycle support, and RoHS-compliant packaging.
Supply support for SN74AHC1G09DCKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of experience in high-reliability industrial and automotive-grade components.
The SN74AHC1G09 belongs to TI's AHC logic family - designed for low-power, high-speed CMOS operation across wide supply ranges, targeting space-constrained industrial control, power management, and interface conditioning applications.
FAQ
What logic function does the SN74AHC1G09DCKR implement?
The SN74AHC1G09DCKR implements a single 2-input positive-AND logic function (Y = A × B) with open-drain output. It does not provide active-high push-pull drive - the output must be pulled up externally to assert a logic high. This configuration supports wired-AND bus architectures and voltage-level translation between differing supply rails.
Can SN74AHC1G09DCKR operate at 2.0 V supply voltage?
Yes, SN74AHC1G09DCKR is fully specified to operate down to 2.0 V VCC, with guaranteed performance including tPD ≤ 8.5 ns (at –55°C to +125°C, CL = 50 pF) and IOL ≥ 50 µA. This makes it suitable for battery-powered or low-voltage industrial systems where other logic families may fail to meet timing or drive requirements.
Does SN74AHC1G09DCKR have Schmitt-trigger inputs?
Yes, SN74AHC1G09DCKR features Schmitt-trigger inputs with typical hysteresis of ~0.3 V. This design enhances noise immunity on slow-rising or electrically noisy signals - such as those from mechanical switches, RC-reset networks, or long PCB traces - ensuring clean, jitter-free logic transitions without external filtering.
What is the maximum sink current capability of SN74AHC1G09DCKR?
SN74AHC1G09DCKR guarantees a minimum sink current (IOL) of 8 mA at VCC = 5 V and TA = 25°C, with derated performance (≥4 mA) maintained at VCC = 3.3 V. At full temperature range (–55°C to +125°C), it sustains ≥4 mA at 3.3 V and ≥8 mA at 4.5 V, supporting robust drive into standard TTL loads or multiple CMOS inputs.
Is SN74AHC1G09DCKR compatible with I²C bus signaling?
While not an I²C transceiver, SN74AHC1G09DCKR's open-drain output and input overvoltage tolerance make it suitable for simple I²C bus extension or arbitration logic - for example, combining multiple interrupt lines onto a shared I²C SDA line. However, it lacks built-in slew-rate control or bus fault protection, so external series resistors and pull-ups must comply with I²C specifications.
SN74AHC1G09DCKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- AND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- Open Drain
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- -, 8mA
- Input Logic Level - Low:
- 0.5V ~ 1.65V
- Input Logic Level - High:
- 1.5V ~ 3.85V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
SN74AHC1G09DCKR FAQ
1.How can I place an order for SN74AHC1G09DCKR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHC1G09DCKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHC1G09DCKR reliable?
The price and inventory of SN74AHC1G09DCKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHC1G09DCKR is usually 5 days.
3.What payment methods are accepted for SN74AHC1G09DCKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHC1G09DCKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHC1G09DCKR?
SN74AHC1G09DCKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHC1G09DCKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHC1G09DCKR?
For technical support, including SN74AHC1G09DCKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHC1G09DCKR requirements.
6.How does Aetrix verify that SN74AHC1G09DCKR is sourced from the original manufacturer or authorized distributors?
All SN74AHC1G09DCKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHC1G09DCKR meets industry standards.
7.What is the process for return or replacement of SN74AHC1G09DCKR?
All SN74AHC1G09DCKR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHC1G09DCKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHC1G09DCKR part is unused and in its original packaging.
Return procedure for SN74AHC1G09DCKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHC1G09DCKR Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
