Texas Instruments SN74AHC367N
- Part No.:
- SN74AHC367N
- Manufacturer:
- Texas Instruments
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74AHC367N.pdf
- Description:
- IC BUF NON-INVERT 5.5V 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,259
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHC367N from Texas Instruments is a hex noninverting buffer/line driver with dual 3-state enable inputs (1OE, 2OE), designed for 2V–5.5V operation and used in bus interface, memory address driving, and signal routing applications. It features six independent channels grouped as two functional blocks (four-channel + two-channel), ±8 mA output drive at 5 V, 10 ns typical propagation delay, and high-impedance outputs when disabled.
For engineers reviewing the SN74AHC367N datasheet, SN74AHC367N pinout, SN74AHC367N application, or SN74AHC367N equivalent, key selection considerations include its dual 3-state control architecture, PDIP-16 package compatibility with through-hole prototyping, rail-to-rail input voltage tolerance, low static current (4 µA typical), and ESD robustness (±2000 V HBM).
Technical Context
The SN74AHC367N implements positive-logic noninverting buffering with two independent active-low 3-state enables (1OE, 2OE), each controlling a subset of outputs: 1OE governs Y1–Y4, and 2OE governs Y1'–Y2' (labeled 2Y1, 2Y2). Its CMOS AHC logic family ensures TTL-compatible input thresholds and low power consumption across the full 2V–5.5V supply range.
Each output supports ±8 mA sink/source at 5 V with guaranteed VOL ≤ 0.44 V and VOH ≥ 3.8 V, enabling direct LED driving and robust noise immunity. The device operates from –40°C to +85°C and exhibits latch-up immunity exceeding 100 mA per JESD78 Class II, making it suitable for industrial control and mixed-voltage system interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2 V to 5.5 V - supports interoperability between 3.3 V and 5 V logic domains without level shifters |
| Output Drive | ±8 mA at 5 V - sufficient to directly drive LEDs or fan-out to 10+ LS-TTL loads |
| Propagation Delay | 3.4 ns (min) to 7 ns (max) at 5 V, CL = 15 pF - enables high-speed bus buffering up to ~100 MHz |
| Static Current | 4 µA typical ICC at 5.5 V - minimizes quiescent power in always-on control paths |
| Input Thresholds | VIH = 3.85 V, VIL = 1.65 V at VCC = 5.5 V - ensures reliable TTL-level recognition with margin |
| ESD Rating | ±2000 V HBM - meets industrial handling requirements without additional protection circuitry |
| Operating Temp | –40°C to +85°C - qualified for extended temperature industrial environments |
Pinout & Package
SN74AHC367N is supplied in a 16-pin Plastic Dual Inline Package (PDIP-N), with 19.3 mm × 9.4 mm body size and through-hole mounting. Pin 1 is marked by a notch or dot; the package is RoHS-compliant with NiPdAu lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1OE, 2OE | Active-low 3-state enables - independently disable first four or last two outputs |
| 2, 4, 6, 10, 12, 14 | 1A1–1A4, 2A1–2A2 | Buffer inputs - accept 0–5.5 V logic signals; unused inputs must be tied to VCC or GND |
| 3, 5, 7, 9, 11, 13 | 1Y1–1Y4, 2Y1–2Y2 | Noninverting buffered outputs - enter high-Z state when respective OE is high |
| 8 | GND | Ground reference - requires local 0.1 µF bypass capacitor adjacent to pin |
| 16 | VCC | Power supply - supports 2–5.5 V; decoupling essential for switching noise suppression |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 3-state control | Enables selective isolation of two functional groups (Y1–Y4 and Y1'–Y2') on shared buses |
| Rail-to-rail input voltage support | Accepts VI = 0–5.5 V regardless of VCC - simplifies mixed-supply interface design |
| Low dynamic power dissipation | Cpd = 22.4 pF - reduces switching current and heat generation in high-frequency operation |
| High noise immunity | VOL(P) = 0.9 V, VOH(V) = 4.2 V at 3.3 V - maintains logic integrity under transient coupling |
| Robust thermal performance | RθJA = 67 °C/W (PDIP) - allows operation at full rating without forced airflow in ambient ≤ 70°C |
Applications
| Bus Interface Isolation | LED Indicator Control |
|---|---|
Use Scenario: Isolating microcontroller GPIO lines from a shared I²C or parallel data bus during reconfiguration. IC Role / Device Role / Timing Role: Hex buffer acting as bidirectional signal gate with independent enable control per bus segment. Use Value: Prevents bus contention during firmware updates by disabling specific drivers while others remain active. | Use Scenario: Driving multiple status LEDs from a single MCU port with current limiting via series resistors. IC Role / Device Role / Timing Role: Noninverting line driver providing ±8 mA per channel to illuminate LEDs without external transistors. Use Value: Eliminates need for discrete MOSFETs or Darlington arrays, reducing BOM count and PCB area. |
| Memory Address Buffering | Motor Controller Reset Logic |
Use Scenario: Strengthening and distributing address lines from an FPGA to multiple SRAM chips in a data acquisition system. IC Role / Device Role / Timing Role: High-speed address driver with sub-7 ns propagation delay ensuring setup/hold timing margins. Use Value: Enables reliable 100 MHz address bus operation with fan-out to eight memory devices. | Use Scenario: Combining four independent fault signals (over-temperature, over-current, OC, PG) into a single active-low reset for a motor controller IC. IC Role / Device Role / Timing Role: Logic-level translator and signal combiner using wired-OR configuration with 3-state outputs. Use Value: Provides fail-safe reset assertion within 10 ns of any fault detection, meeting SIL-2 timing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex buffer with 3-state output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AHCT367N | CMOS inputs with TTL-compatible thresholds (VIH = 2 V min); identical pinout and drive strength | Better suited for legacy 5 V systems with TTL-output microcontrollers | Select when interfacing with older 5 V TTL logic families requiring guaranteed VIH recognition at 2 V |
| SN74LVC367N | Lower VCC range (1.65–5.5 V); higher speed (tPLH = 2.5 ns typ at 3.3 V); smaller TSSOP/PDIP footprint variants available | Preferred for battery-powered or space-constrained designs needing lower voltage operation | Choose when operating below 2 V or requiring <5 ns propagation delay with 3.3 V supply |
Compared with SN74AHCT367N, the SN74AHC367N offers wider input voltage tolerance but less aggressive TTL threshold compatibility; versus SN74LVC367N, it trades some speed and low-voltage flexibility for enhanced noise margin and legacy 5 V robustness.
Availability
SN74AHC367N is available at Aetrix Electronics and suitable for industrial control panels, test equipment interfaces, and legacy 5 V embedded systems requiring stable component supply and long-term obsolescence management.
Supply support for SN74AHC367N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of experience in high-reliability industrial and automotive-grade components.
The SN74AHC367N belongs to TI's advanced high-speed CMOS (AHC) logic family, engineered for low-power, high-noise-immunity digital interfacing in mixed-voltage systems and legacy 5 V infrastructure upgrades.
FAQ
What is the maximum recommended supply voltage for SN74AHC367N?
The absolute maximum VCC rating for SN74AHC367N is 7 V, but the recommended operating range is strictly 2 V to 5.5 V per TI's SCLS424G datasheet. Operating above 5.5 V risks permanent damage and violates the device's qualified specifications. For sustained reliability in production, SN74AHC367N must be powered within this 2–5.5 V window, with 5.0 V ±5% being the most common implementation.
Can SN74AHC367N drive LEDs directly without current-limiting resistors?
No - SN74AHC367N requires external series current-limiting resistors for LED driving. Although it sources/sinks up to ±8 mA per output at 5 V, forward voltage drop and LED variability make fixed resistors essential to prevent overcurrent. For example, with a red LED (VF ≈ 1.8 V) and 5 V supply, a 390 Ω resistor limits current to ~8.2 mA, keeping SN74AHC367N within its rated IOL/IOH specification and ensuring long-term reliability.
Does SN74AHC367N support hot-swap or live-insertion?
SN74AHC367N is not explicitly rated for hot-swap operation. Its absolute maximum ratings allow VI up to 7 V and VO up to VCC + 0.5 V, but no built-in bus-hold, power-up 3-state, or Ioff partial-power-down protection is specified. To implement safe live insertion, external series resistors and controlled power sequencing are required; TI recommends tying both 1OE and 2OE to VCC via pull-up resistors during power-up to maintain outputs in high-Z until firmware asserts control.
How should unused inputs be handled on SN74AHC367N?
All unused inputs on SN74AHC367N must be terminated to a valid logic level - either VCC or GND - to prevent floating nodes that cause increased ICC, erratic output behavior, or ESD susceptibility. TI's datasheet specifies this in Section 5.3: "All unused inputs of the device must be held at VCC or GND." For example, if only three of six buffers are used, tie the remaining three A-inputs to GND (for LOW) or VCC (for HIGH), depending on desired default output state.
Is SN74AHC367N pin-compatible with SN74LS367N?
Yes - SN74AHC367N and SN74LS367N share identical PDIP-16 pinouts and functional assignments (1OE, 1A1–1Y4, 2OE, 2A1–2Y2, GND, VCC), enabling direct socket replacement in legacy designs. However, SN74AHC367N operates at lower power, higher speed, and broader voltage range (2–5.5 V vs. 4.75–5.25 V), so verify timing margins and input drive capability when upgrading from LS logic to avoid marginal functionality.
SN74AHC367N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHC
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 2, 4 (Hex)
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 2V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
SN74AHC367N FAQ
1.How can I place an order for SN74AHC367N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHC367N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHC367N reliable?
The price and inventory of SN74AHC367N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHC367N is usually 5 days.
3.What payment methods are accepted for SN74AHC367N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHC367N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHC367N?
SN74AHC367N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHC367N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHC367N?
For technical support, including SN74AHC367N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHC367N requirements.
6.How does Aetrix verify that SN74AHC367N is sourced from the original manufacturer or authorized distributors?
All SN74AHC367N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHC367N meets industry standards.
7.What is the process for return or replacement of SN74AHC367N?
All SN74AHC367N units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHC367N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHC367N part is unused and in its original packaging.
Return procedure for SN74AHC367N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHC367N Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

