Texas Instruments SN74AHCT123AD
- Part No.:
- SN74AHCT123AD
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74AHCT123AD.pdf
- Description:
- IC MULTIVIBRATOR 5.3NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,670
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHCT123AD from Texas Instruments is a dual retriggerable monostable multivibrator IC in 16-pin SOIC (D) package, operating at 4.5–5.5 V, with TTL-compatible inputs, Schmitt-triggered A/B/CLR inputs, and externally programmable pulse duration via Rext/Cext. It delivers precise timing control in digital logic systems requiring edge-triggered, glitch-free one-shot pulses - e.g., debouncing mechanical switches or generating fixed-duration strobes in industrial control sequencers.
For engineers reviewing the SN74AHCT123AD datasheet, SN74AHCT123AD pinout, SN74AHCT123AD application, or SN74AHCT123AD equivalent, this page provides verified functional identity, confirmed SOIC-16 pin mapping, real-world timing behavior (including retriggering and CLR override), and validated alternative options for monostable timing circuits where external RC programming and dual independent channels are required.
Technical Context
The SN74AHCT123AD implements two independent positive-logic monostable multivibrators, each triggered by three distinct input combinations: falling edge on A (with B high), rising edge on B (with A low), or rising edge on CLR (with A low and B high). Pulse width is determined solely by external Rext and Cext, with no internal timing elements.
Each channel features Schmitt-trigger inputs on A, B, and CLR to reject noise and tolerate slow transitions, and supports retriggering during an active output pulse to extend duration. The CLR input overrides all trigger conditions and can terminate the output pulse early when driven low - a critical capability for fault recovery and dynamic pulse shaping in real-time systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures compatibility with standard 5-V TTL and CMOS logic rails without level-shifting. |
| Input Compatibility | TTL-voltage compatible - accepts 0.8 V (VIL) and 2.0 V (VIH) thresholds, enabling direct interface with legacy 5-V TTL outputs. |
| Pulse Duration Range | 133 ns to >1 ms - programmable via external Rext/Cext; e.g., 2 kΩ + 28 pF yields ~200 ns, while 10 kΩ + 0.1 μF yields ~1 ms. |
| Output Drive | ±8 mA at VCC = 5 V - sufficient to directly drive multiple 74-series logic inputs or small LEDs without buffering. |
| Propagation Delay | 1–14 ns (tPLH/tPHL, CL = 15–50 pF) - enables tight timing alignment in high-speed digital state machines. |
| Quiescent Current | 4–40 μA - ultra-low static power draw ideal for battery-backed or always-on timing functions. |
| ESD Rating | ±2000 V HBM - meets industrial handling requirements without special ESD precautions beyond standard practices. |
Pinout & Package
SN74AHCT123AD is housed in a 16-pin SOIC (D) package measuring 9.90 mm × 6.00 mm (body: 9.90 mm × 3.90 mm), with 1.27 mm pitch, gull-wing leads, and surface-mount compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Falling-edge trigger input (Channel 1 & 2) | Active when corresponding B input is high; used for negative-going edge detection in gated logic. |
| 1B, 2B | Rising-edge trigger input (Channel 1 & 2) | Active when corresponding A input is low; used for positive-going edge detection in gated logic. |
| 1CLR, 2CLR | Rising-edge clear input (Channel 1 & 2) | Overrides A/B triggers; cuts output pulse short when driven high; also serves as third trigger method. |
| 1Q, 2Q | Non-inverted output (Channel 1 & 2) | Active-high output pulse synchronized to trigger event; complements Q outputs. |
| 1Q, 2Q | Inverted output (Channel 1 & 2) | Active-low output pulse; provides complementary timing signal for differential logic or reset generation. |
| 1Cext, 2Cext | External capacitor negative terminal | Connects to ground side of timing capacitor; forms RC network with Rext/Cext node. |
| 1Rext/Cext, 2Rext/Cext | RC junction node | Connection point between external resistor (to VCC) and capacitor (to Cext); sets pulse width. |
| VCC | Positive supply | Must be bypassed with 0.1 μF ceramic capacitor near pin to suppress switching noise. |
| GND | Ground reference | Common return path for all signals and power; requires low-impedance PCB plane connection. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs on A, B, CLR | Enables reliable triggering from slow-rising or noisy signals (e.g., mechanical switch bounce or long PCB traces) without external hysteresis circuitry. |
| Retriggerable operation | Allows extending output pulse duration mid-cycle - essential for applications like watchdog timeout extension or variable-length strobe generation. |
| Overriding clear function | Permits immediate termination of active output pulse via CLR low, supporting emergency stop, fault reset, or priority interrupt handling. |
| Dual independent channels | Provides two fully isolated monostable circuits in one package - reduces board space and component count versus discrete solutions. |
| TTL-compatible voltage thresholds | Eliminates need for level translators when interfacing with legacy 5-V TTL families (e.g., 74LS, 74F), simplifying mixed-logic designs. |
Applications
| Switch Debounce Circuit | Serial Data Strobe Generator |
|---|---|
|
Use Scenario: Mechanical pushbutton or toggle switch interfaces in PLC I/O modules where contact bounce causes false triggering. IC Role / Device Role / Timing Role: SN74AHCT123AD acts as a hardware-based debounce filter, converting noisy switch transitions into clean, fixed-duration logic pulses. Use Value: Eliminates software polling or RC+Schmitt circuits; achieves sub-microsecond response with ±0.5% pulse stability across temperature and supply voltage. |
Use Scenario: Generating precise enable strobes for serial shift registers or UART FIFOs in embedded communication peripherals. IC Role / Device Role / Timing Role: SN74AHCT123AD provides synchronized, jitter-free strobe pulses timed to data valid windows, triggered by handshake signals. Use Value: Ensures setup/hold compliance for downstream logic; avoids metastability in clock-domain crossings due to deterministic pulse width control. |
| Power-On Reset Sequencer | Motor Control Fault Timer |
|
Use Scenario: Coordinating delayed enable signals for analog front-ends, ADC references, or FPGA configuration after system power-up. IC Role / Device Role / Timing Role: SN74AHCT123AD generates staggered, non-overlapping reset release pulses using cascaded or independently triggered channels. Use Value: Replaces RC networks with temperature-stable timing; guarantees minimum pulse width (≥133 ns) even under worst-case VCC ramp rates. |
Use Scenario: Monitoring overcurrent or thermal fault signals in BLDC motor drivers, where transient faults require time-gated latching. IC Role / Device Role / Timing Role: SN74AHCT123AD converts momentary fault assertions into sustained disable pulses, with retriggering to extend duration during persistent faults. Use Value: Prevents nuisance tripping; supports adaptive fault response - e.g., 100 ms pulse for warning, extended to 1 s if fault persists. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable timing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AHCT123ADR | Same die, identical electrical specs, SOIC-16 tape-and-reel packaging (2500 pcs/reel) vs. SN74AHCT123AD's obsolete tube packaging. | Identical functional use; preferred for automated SMT assembly due to reel format and active status. | Select SN74AHCT123ADR for new designs requiring volume production and guaranteed supply continuity. |
| 74VHC123M | Higher VCC range (2–5.5 V), lower ICC (1 μA typ), but no Schmitt-trigger inputs - requires clean, fast-rising triggers. | Suitable for low-power 3.3-V systems, but unsuitable for slow/noisy inputs without external conditioning. | Choose 74VHC123M only when operating below 3.6 V or when ultra-low quiescent current outweighs noise immunity needs. |
Compared with SN74AHCT123AD, SN74AHCT123ADR offers identical performance with modern packaging and active supply status, while 74VHC123M trades Schmitt-trigger robustness for wider voltage range and lower static power - making SN74AHCT123AD optimal for industrial 5-V environments with marginal signal integrity.
Availability
SN74AHCT123AD is available at Aetrix Electronics and suitable for industrial control panels, test equipment interfaces, and legacy 5-V logic upgrades requiring stable component supply and long-term obsolescence management.
Supply support for SN74AHCT123AD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in industry-standard logic families.
The SN74AHCT123AD belongs to TI's AHCT logic series - designed specifically for 5-V TTL-to-CMOS interfacing with enhanced noise immunity, speed, and reliability in industrial and automotive-adjacent applications.
FAQ
What is the recommended external timing component range for SN74AHCT123AD?
The SN74AHCT123AD supports Rext values from 1 kΩ to 100 kΩ and Cext from 28 pF to 0.1 μF. For example, a 10 kΩ resistor with a 0.01 μF capacitor yields ~100 μs output pulse width. Always connect the capacitor between Cext and GND, and the resistor between Rext/Cext and VCC. Avoid exceeding 100 kΩ Rext to maintain timing accuracy and noise immunity.
Can SN74AHCT123AD operate reliably with slow-switching mechanical inputs?
Yes - the SN74AHCT123AD incorporates Schmitt-trigger circuitry on all A, B, and CLR inputs, providing hysteresis that rejects noise and accommodates input transition times up to several microseconds. This makes the SN74AHCT123AD ideal for direct connection to pushbuttons, limit switches, or relay contacts without external filtering components.
Does SN74AHCT123AD support retriggering during an active output pulse?
Yes - the SN74AHCT123AD is explicitly retriggerable: applying a valid trigger (e.g., falling edge on A with B high) during an ongoing output pulse extends the pulse duration from the new trigger edge. Minimum retrigger interval is ~15 ns, and pulse-width variation between channels is typically <±0.5%, ensuring predictable multi-shot timing behavior.
What is the maximum output drive capability of SN74AHCT123AD?
The SN74AHCT123AD delivers ±8 mA per output at VCC = 5 V, with VOL ≤ 0.44 V and VOH ≥ 3.8 V under load. This allows direct driving of up to 10 LS-TTL inputs or small indicator LEDs (with series resistor). Exceeding ±25 mA per output risks latch-up or parametric shift, so buffer stages are recommended for higher-current loads.
Is SN74AHCT123AD pin-compatible with older 74LS123 or 74HC123 devices?
No - while functionally similar, SN74AHCT123AD has different pin assignments than 74LS123 (e.g., 74LS123 uses separate R/C pins per channel but lacks dedicated CLR inputs). The SN74AHCT123AD pinout is unique to the '123A family and matches SN74AHCT123ADR and SN74AHCT123AN. Always verify pin functions using Table 3-1 in the official datasheet before substitution.
SN74AHCT123AD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 5.3 ns
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 4.5 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74AHCT123AD FAQ
1.How can I place an order for SN74AHCT123AD through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHCT123AD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHCT123AD reliable?
The price and inventory of SN74AHCT123AD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHCT123AD is usually 5 days.
3.What payment methods are accepted for SN74AHCT123AD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHCT123AD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHCT123AD?
SN74AHCT123AD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHCT123AD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHCT123AD?
For technical support, including SN74AHCT123AD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHCT123AD requirements.
6.How does Aetrix verify that SN74AHCT123AD is sourced from the original manufacturer or authorized distributors?
All SN74AHCT123AD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHCT123AD meets industry standards.
7.What is the process for return or replacement of SN74AHCT123AD?
All SN74AHCT123AD units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHCT123AD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHCT123AD part is unused and in its original packaging.
Return procedure for SN74AHCT123AD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHCT123AD Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
