Texas Instruments SN74AHCT126BQAR
- Part No.:
- SN74AHCT126BQAR
- Manufacturer:
- Texas Instruments
- Package:
- 14-WFQFN Exposed Pad
- Datasheet:
-
SN74AHCT126BQAR.pdf
- Description:
- 4-CH 4.5-V TO 5.5-V BUFFERS
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHCT126BQAR from Texas Instruments is a quadruple 3-state bus buffer gate IC with TTL-compatible inputs, designed for bidirectional data isolation and level translation in 5-V digital systems. It features four independent noninverting buffers (1A→1Y, 2A→2Y, 3A→3Y, 4A→4Y), each controlled by its own output-enable input (1OE–4OE), supports 8 mA output drive, operates from 4.5 V to 5.5 V, and delivers propagation delays as low as 1 ns at 25°C - enabling use in high-speed PC and server board interconnects.
For engineers reviewing the SN74AHCT126BQAR datasheet, SN74AHCT126BQAR pinout, SN74AHCT126BQAR application, or SN74AHCT126BQAR equivalent, key selection criteria include its WQFN-14 (BQA) thermal performance (RθJA = 88.3°C/W), 3-state output timing (tPLZ/tPHZ ≤ 8.5 ns), latch-up immunity (>250 mA), and compatibility with 3.3-V logic driving 5-V buses.
Technical Context
The SN74AHCT126BQAR implements four independent CMOS buffer stages with TTL-voltage-compatible input thresholds (VIH = 2 V, VIL = 0.8 V), enabling reliable up-translation from 3.3-V logic domains to 5-V buses. Its 3-state outputs are fully decoupled per channel, allowing selective bus arbitration without contention.
Each buffer operates under strict recommended conditions: VCC = 4.5–5.5 V, TA = –40°C to 125°C, with input transition rates limited to 20 ns/V to suppress ringing. The device uses standard CMOS fabrication with enhanced ESD protection (2000-V HBM, 200-V MM) and exceeds JESD 17 latch-up requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - ensures stable operation across industrial-grade 5-V supply tolerances. |
| IOH/IOL | ±8 mA - sufficient to drive standard 5-V TTL loads without external buffering. |
| tPLH/tPHL (CL = 15 pF) | 1 ns to 7 ns - enables sub-10-ns bus cycle times in compact PCB layouts. |
| VIH/VIL | 2.0 V / 0.8 V - guarantees interoperability with legacy 3.3-V microcontrollers and FPGAs. |
| ICC (VCC = 5.5 V) | 2 µA typical, 20 µA max - supports low-quiescent-power standby modes in always-on subsystems. |
| RθJA (WQFN-14) | 88.3°C/W - allows >300 mW power dissipation at 70°C ambient before thermal throttling. |
| ESD HBM | 2000 V - meets IEC 61000-4-2 Level 2 system-level robustness requirements. |
Pinout & Package
SN74AHCT126BQAR is housed in a 14-pin WQFN package (BQA) with exposed thermal pad, measuring 3.5 mm × 3.5 mm × 0.8 mm. The package supports fine-pitch routing and provides superior thermal performance versus SOIC or TSSOP alternatives.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A, 3A, 4A | Input | Four independent data inputs accepting TTL/CMOS logic levels; tolerant to 5.5 V regardless of VCC. |
| 1OE, 2OE, 3OE, 4OE | Input | Per-channel 3-state enable controls; low = high-impedance output, high = active buffer pass-through. |
| 1Y, 2Y, 3Y, 4Y | Output | Noninverting buffered outputs; each sinks/sours ±8 mA while maintaining VOH ≥ 3.8 V and VOL ≤ 0.44 V. |
| VCC | Power | Single 4.5–5.5 V supply pin; requires local 0.1-µF ceramic bypass capacitor placed adjacent to pin. |
| GND | Ground | Reference return path for all signals and power; must be connected to low-impedance system ground plane. |
| Thermal Pad | Thermal | Exposed copper pad on bottom surface; must be soldered to PCB thermal land for RθJA = 88.3°C/W performance. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible inputs | VIH = 2.0 V, VIL = 0.8 V - enables direct interface with 3.3-V microcontrollers without level shifters. |
| Independent 3-state control | Four dedicated OE pins - permits granular bus arbitration and eliminates need for external gating logic. |
| Low-output ringing design | Controlled edge rates (Δt/Δv = 20 ns/V) - reduces EMI and signal integrity issues on unterminated traces. |
| Latch-up immunity | Exceeds 250 mA per JESD 17 - ensures survivability during transient overcurrent events in dense logic arrays. |
| High-temperature operation | Rated for –40°C to +125°C ambient - suitable for automotive under-hood and industrial control environments. |
Applications
| Server Memory Interconnect | Industrial PLC Backplane |
|---|---|
Use Scenario: Isolating DDR memory address/control lines between CPU and DIMM slots in dual-socket servers. IC Role / Device Role / Timing Role: Bidirectional 3-state buffer enabling hot-plug-safe memory slot arbitration and noise suppression on 5-V parallel buses. Use Value: Prevents bus contention during DIMM insertion/removal while maintaining <7 ns propagation delay for timing-critical address latching. |
Use Scenario: Buffering I/O expansion module data paths in modular programmable logic controllers operating in factory-floor environments. IC Role / Device Role / Timing Role: Level-translating bus isolator between 3.3-V FPGA I/O banks and 5-V fieldbus transceivers. Use Value: Enables seamless 3.3-V ↔ 5-V domain bridging with 2000-V HBM ESD tolerance for reliability in electrically noisy industrial settings. |
| Network Switch Fabric Control | Medical Imaging Subsystem |
Use Scenario: Managing configuration register access across multiple ASICs in 10/25/100 GbE switch fabric cards. IC Role / Device Role / Timing Role: Low-skew, per-lane enable-controlled buffer for SPI/I²C-like control buses routed across multi-layer backplanes. Use Value: Delivers <1 ns skew between channels and supports 125°C operation for fanless switch chassis thermal management. |
Use Scenario: Isolating sensor acquisition logic from high-voltage X-ray generator control circuitry in portable imaging devices. IC Role / Device Role / Timing Role: Safety-isolated bus buffer preventing fault propagation from 5-V analog front-end to 3.3-V digital processing core. Use Value: Provides galvanic separation via 3-state disable while meeting IEC 60601-1 creepage/clearance requirements through layout-defined spacing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AHCT125BQAR | Quad inverting buffer (A→Y̅) vs. noninverting (A→Y); identical timing, drive, and package. | Requires logic inversion in signal path; unsuitable where polarity must be preserved. | Select when system-level logic already accounts for inversion or when complementary outputs are needed. |
| SN74LVC126APWR | 3.3-V only supply (1.65–3.6 V); lower drive (±24 mA), faster tPLH (1.7 ns), no TTL input compatibility. | Cannot translate 3.3-V → 5-V; requires separate 3.3-V rail and level-shifting for mixed-voltage systems. | Prefer for pure 3.3-V designs prioritizing speed and lower power; avoid when interfacing legacy 5-V infrastructure. |
Compared with SN74AHCT126BQAR, SN74AHCT125BQAR offers identical electrical behavior except polarity, making it a drop-in replacement where inversion is acceptable; SN74LVC126APWR trades voltage flexibility and TTL compatibility for higher speed and lower voltage operation, requiring full system voltage redesign.
Availability
SN74AHCT126BQAR is available at Aetrix Electronics and suitable for server motherboard design, industrial PLC backplane interconnects, and medical imaging subsystems requiring stable component supply across extended product lifecycles.
Supply support for SN74AHCT126BQAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability electronic components.
SN74AHCT126BQAR belongs to TI's AHCT logic family, engineered for robust 5-V bus interfacing with TTL compatibility, industrial temperature range, and enhanced ESD/latch-up resilience - targeting mission-critical computing and control infrastructure.
FAQ
What is the maximum operating temperature for SN74AHCT126BQAR?
The SN74AHCT126BQAR is rated for continuous operation from –40°C to +125°C ambient temperature. This specification is validated per JEDEC JESD78 and confirmed in TI's production test flow for the BQA package variant. Thermal derating begins above 125°C, and junction temperature must remain below 150°C under all operating conditions. The WQFN package's RθJA of 88.3°C/W enables this rating with appropriate PCB copper area.
Does SN74AHCT126BQAR support 3.3-V input logic levels?
Yes, SN74AHCT126BQAR explicitly supports 3.3-V input logic levels due to its TTL-compatible input thresholds: VIH = 2.0 V (minimum) and VIL = 0.8 V (maximum). A 3.3-V CMOS high-level signal (≥2.4 V) exceeds VIH, and a low-level signal (≤0.4 V) remains below VIL - ensuring reliable detection without external biasing. This makes SN74AHCT126BQAR ideal for up-translation interfaces.
Can SN74AHCT126BQAR drive standard 5-V TTL loads?
Yes, SN74AHCT126BQAR can directly drive standard 5-V TTL loads. Its output drive capability is ±8 mA at VCC = 4.5 V, with VOH ≥ 3.8 V and VOL ≤ 0.44 V under those conditions - satisfying TTL input requirements (VIH ≥ 2.0 V, VIL ≤ 0.8 V) while sourcing/sinking sufficient current for fan-out of 10 LS-TTL loads. No series termination or pull-ups are required.
Is the thermal pad on SN74AHCT126BQAR required to be connected?
Yes, the exposed thermal pad on SN74AHCT126BQAR must be soldered to a PCB thermal land to achieve the published RθJA of 88.3°C/W. Leaving it unconnected degrades thermal resistance by >40%, risking junction temperatures exceeding 150°C under moderate load. TI recommends a 3.5 mm × 3.5 mm copper pad with 4–9 thermal vias to an internal ground plane for optimal performance.
What happens to outputs during power-up or power-down of SN74AHCT126BQAR?
During power-up or power-down, SN74AHCT126BQAR outputs enter a high-impedance state only if OE pins are held low - but default behavior is undefined. TI recommends tying each OE pin to GND via a pull-down resistor (≤10 kΩ) to ensure predictable 3-state behavior at all VCC levels. This prevents bus contention and back-driving of upstream logic during supply transitions.
SN74AHCT126BQAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHCT
- Package/Case:
- 14-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-WQFN (3x2.5)
SN74AHCT126BQAR FAQ
1.How can I place an order for SN74AHCT126BQAR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHCT126BQAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHCT126BQAR reliable?
The price and inventory of SN74AHCT126BQAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHCT126BQAR is usually 5 days.
3.What payment methods are accepted for SN74AHCT126BQAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHCT126BQAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHCT126BQAR?
SN74AHCT126BQAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHCT126BQAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHCT126BQAR?
For technical support, including SN74AHCT126BQAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHCT126BQAR requirements.
6.How does Aetrix verify that SN74AHCT126BQAR is sourced from the original manufacturer or authorized distributors?
All SN74AHCT126BQAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHCT126BQAR meets industry standards.
7.What is the process for return or replacement of SN74AHCT126BQAR?
All SN74AHCT126BQAR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHCT126BQAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHCT126BQAR part is unused and in its original packaging.
Return procedure for SN74AHCT126BQAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHCT126BQAR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

