Texas Instruments SN74AHCT138NSR
- Part No.:
- SN74AHCT138NSR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
SN74AHCT138NSR.pdf
- Description:
- IC DECODER/DEMUX 1 X 3:8 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:109
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHCT138NSR from Texas Instruments is a 3-line to 8-line decoder/demultiplexer in SOP-16 package, designed for high-speed memory decoding and data-routing applications. It features TTL-voltage-compatible inputs (VIH = 2 V, VIL = 0.8 V), three enable inputs (G1 active-high, G2A/G2B active-low), and delivers propagation delays as low as 1 ns at 5 V with 15 pF load. It operates across −40°C to +85°C and supports 1.5–5.5 V supply voltage.
For engineers reviewing the SN74AHCT138NSR datasheet, SN74AHCT138NSR pinout, SN74AHCT138NSR application, or SN74AHCT138NSR equivalent, this page provides verified functional modes, real-world timing behavior under CL = 15 pF and CL = 50 pF loads, confirmed ESD robustness (±2000 V HBM), latch-up immunity (>250 mA), and precise SOP-16 mechanical dimensions (10.2 mm × 7.8 mm body).
Technical Context
The SN74AHCT138NSR implements positive-logic 3-to-8 decoding with three independent enable controls-G1 (active-high) and G2A/G2B (both active-low)-enabling flexible cascading without external inverters. Its function table defines eight mutually exclusive active-low outputs (Y0–Y7), where only one output goes low per valid input combination when all enables are asserted.
It uses advanced AHCT logic architecture optimized for speed-power trade-offs in memory systems: propagation delay tPLH/tPHL is specified down to 1 ns (min) at VCC = 5 V and CL = 15 pF, while maintaining CMOS-level quiescent current (ICC ≤ 40 µA typical) and TTL-compatible input thresholds for seamless interface with legacy controllers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 1.5 V to 5.5 V - supports mixed-voltage system interfacing and brown-out resilience down to 1.5 V logic operation |
| Propagation Delay | 1 ns (min) / 12 ns (max) at VCC = 5 V, CL = 15 pF - enables sub-100 MHz address decoding in SRAM/ROM systems |
| Input Thresholds | VIH = 2 V, VIL = 0.8 V - ensures reliable recognition of standard TTL logic levels without level-shifting |
| Output Drive | IOL = 8 mA / IOH = −8 mA at VCC = 5 V - sufficient to drive 10 LSTTL loads or fan out to multiple downstream gates |
| ESD Robustness | ±2000 V HBM, ±1000 V CDM - meets industrial handling requirements and reduces board-level protection overhead |
| Latch-up Immunity | >250 mA per JESD17 - eliminates risk of destructive latch-up during transient overvoltage events |
| Operating Temperature | −40°C to +85°C - qualified for commercial and extended-temperature industrial environments |
Pinout & Package
SOP-16 package (NS), body size 10.20 mm × 5.30 mm, overall outline 10.2 mm × 7.8 mm, 1.27 mm pitch, 2.00 mm max height. RoHS-compliant, NIPDAU lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A, B, C | Binary address inputs | 3-bit select lines determining which of eight outputs is activated (Y0–Y7) |
| G1 | Active-high enable | Primary global enable; device disabled if low - used for hierarchical decoding or power-gating control |
| G2A, G2B | Active-low enables | Secondary enables allowing ANDed activation; simplifies 24-line expansion without external inverters |
| Y0–Y7 | Active-low decoded outputs | Only one output asserts low per valid input/enable state; open-collector compatible via pull-up |
| VCC, GND | Power terminals | Single 1.5–5.5 V supply; requires local 0.1 µF bypass capacitor per TI layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| TTL-input compatibility | Accepts standard 0.8 V / 2.0 V TTL thresholds directly - eliminates need for level translators in mixed-logic systems |
| Three-enable architecture | G1 (high-active) + G2A/G2B (low-active) enables allow modular 3-, 6-, or 24-line decoding trees without added logic gates |
| Sub-10 ns propagation | Guaranteed tPLH/tPHL ≤ 12 ns at 5 V/15 pF - minimizes address decode latency in high-speed memory subsystems |
| High noise immunity | Input hysteresis and >250 mA latch-up rating ensure stable operation in electrically noisy industrial control cabinets |
| Low static power | ICC ≤ 40 µA typical at 5.5 V - supports always-on decoding in battery-backed or low-power standby modes |
Applications
| Memory Address Decoding | Peripheral Device Selection |
|---|---|
Use Scenario: Selecting one of eight SRAM or ROM chips in a 64 KB memory bank using A15–A13 address bits. IC Role / Device Role / Timing Role: 3-to-8 decoder mapping upper address bits to individual chip-enable (CE#) lines. Use Value: Reduces total decode latency to ≤12 ns, ensuring memory access time remains dominated by device propagation-not external logic. | Use Scenario: Enabling specific UART, SPI flash, or ADC peripherals on an MCU bus based on address range. IC Role / Device Role / Timing Role: Demultiplexer converting 3-bit bus address into dedicated peripheral select signals (e.g., UART_SEL#, FLASH_CE#). Use Value: Enables zero-wait-state peripheral access by eliminating software-based address decoding overhead. |
| Industrial I/O Expansion | Test Equipment Signal Routing |
Use Scenario: Controlling eight isolated relay drivers or optocoupler inputs in PLC backplane modules. IC Role / Device Role / Timing Role: Logic-level translator and fan-out buffer driving multiple 5 V tolerant control lines from 3.3 V MCU GPIOs. Use Value: TTL-compatible inputs accept 3.3 V MCU outputs directly; 8 mA sink capability drives relays without external transistors. | Use Scenario: Routing test signals between DUT pins and measurement instruments in automated test fixtures. IC Role / Device Role / Timing Role: High-speed signal path selector enabling one of eight probe channels per test cycle. Use Value: 1 ns min propagation ensures precise timing alignment in <100 ns test pulse sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC138PW,118 | CMOS input thresholds (VIH = 3.15 V @ 4.5 V), slower max tPD = 21 ns, wider VCC = 2–6 V range | Better for pure CMOS systems; unsuitable for direct TTL input interfacing without level shift | Choose when operating above 3.0 V and interfacing exclusively with HC/HCT logic families |
| SN74LV138APWR | Lower VCC range (1.65–3.6 V), LV logic family, tPD = 6.1 ns (typ), no TTL input compatibility | Optimized for 3.3 V/2.5 V embedded systems; requires external level translation for 5 V buses | Prefer for modern low-voltage microcontroller designs where power efficiency outweighs legacy interface needs |
Compared with 74HC138PW,118 and SN74LV138APWR, the SN74AHCT138NSR uniquely bridges TTL and CMOS domains with guaranteed 2 V VIH at 5 V supply, delivers faster worst-case timing (12 ns vs. 21 ns), and maintains full 1.5–5.5 V operation-making it the only choice for mixed-signal industrial controllers requiring both legacy compatibility and sub-15 ns decode latency.
Availability
SN74AHCT138NSR is available at Aetrix Electronics and suitable for industrial control panels, memory subsystems, and automated test equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SN74AHCT138NSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The SN74AHCT138NSR belongs to TI's industry-standard 74AHCT logic family, engineered specifically for high-speed memory decoding and data routing where TTL compatibility, low propagation delay, and robust ESD/latch-up performance are critical.
FAQ
What is the maximum clock frequency supported by SN74AHCT138NSR in demultiplexing mode?
The SN74AHCT138NSR is not a clocked device and has no internal clock-it operates asynchronously. Its usable switching frequency depends on propagation delay and load capacitance. With tPD ≤ 12 ns (max) at CL = 15 pF, the SN74AHCT138NSR supports clean signal routing up to ~40 MHz in edge-triggered applications, assuming proper PCB layout and termination. For higher-frequency use, verify setup/hold margins against your controller's timing budget using the SN74AHCT138NSR's published switching characteristics.
Can SN74AHCT138NSR drive LEDs directly without current-limiting resistors?
No. While the SN74AHCT138NSR can sink up to 8 mA per output (IOL = 8 mA), driving LEDs directly risks exceeding absolute maximum ratings and damaging the output stage. Each Yx output must be paired with a series current-limiting resistor calculated for the target LED forward voltage and desired current. For example, with a 5 V supply and red LED (VF ≈ 1.8 V), a 390 Ω resistor limits current to ~8.2 mA - within SN74AHCT138NSR's safe operating range.
Does SN74AHCT138NSR require external pull-up resistors on its Y0–Y7 outputs?
Yes, when used in active-low wired-OR configurations or driving high-impedance inputs. The SN74AHCT138NSR outputs are push-pull, not open-drain, but its Y0–Y7 outputs are active-low. To interface with logic that expects active-high enables (e.g., most memory CE# pins), external pull-up resistors (typically 4.7 kΩ to VCC) are required to generate a HIGH default state. Without pull-ups, outputs float HIGH when inactive - potentially causing unintended device activation.
Is SN74AHCT138NSR pin-compatible with older 74LS138 devices?
Yes, the SN74AHCT138NSR shares identical SOP-16 pinout and function table with 74LS138, including A/B/C inputs, G1/G2A/G2B enables, and Y0–Y7 active-low outputs. However, SN74AHCT138NSR offers superior specs: lower ICC (<40 µA vs. ~20 mA), faster tPD (12 ns vs. 25 ns), and higher noise immunity. No PCB changes are needed for drop-in replacement, but verify VCC decoupling and input drive strength match LS-family requirements.
What is the thermal resistance (RθJA) of SN74AHCT138NSR in its SOP-16 package?
The junction-to-ambient thermal resistance RθJA for SN74AHCT138NSR in SOP-16 (NS) package is 64°C/W, measured under JEDEC-standard conditions (1-layer board, 1 in² copper pad). This value assumes standard PCB layout with adequate copper pour on VCC/GND planes. At 8 mA output loading and 5 V supply, typical power dissipation remains below 25 mW - well within safe thermal limits even in enclosed industrial enclosures up to +85°C ambient.
SN74AHCT138NSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHCT
- Package/Case:
- 16-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 8mA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
SN74AHCT138NSR FAQ
1.How can I place an order for SN74AHCT138NSR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHCT138NSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHCT138NSR reliable?
The price and inventory of SN74AHCT138NSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHCT138NSR is usually 5 days.
3.What payment methods are accepted for SN74AHCT138NSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHCT138NSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHCT138NSR?
SN74AHCT138NSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHCT138NSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHCT138NSR?
For technical support, including SN74AHCT138NSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHCT138NSR requirements.
6.How does Aetrix verify that SN74AHCT138NSR is sourced from the original manufacturer or authorized distributors?
All SN74AHCT138NSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHCT138NSR meets industry standards.
7.What is the process for return or replacement of SN74AHCT138NSR?
All SN74AHCT138NSR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHCT138NSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHCT138NSR part is unused and in its original packaging.
Return procedure for SN74AHCT138NSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHCT138NSR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
