Texas Instruments SN74AHCT158DE4
- Part No.:
- SN74AHCT158DE4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74AHCT158DE4.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,890
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHCT158DE4 from Texas Instruments is a quadruple 2-line to 1-line data selector/multiplexer IC operating at 4.5 V to 5.5 V, featuring TTL-compatible inputs, inverted outputs, and a common strobe (G) input for output enable/disable control. It routes one of two 4-bit data sources to four outputs based on the A/B select line, with propagation delays as low as 1 ns (typical) at 15 pF load and 5 V supply - used in digital logic routing, address/data path selection, and bus multiplexing in industrial control systems.
For engineers reviewing the SN74AHCT158DE4 datasheet, SN74AHCT158DE4 pinout, SN74AHCT158DE4 application, or SN74AHCT158DE4 equivalent, this page delivers verified functional identity, SOIC-16 package mapping, confirmed 4.5–5.5 V operation, true inverted multiplexing behavior, and validated alternatives aligned with TI's official ordering matrix and SCLS348J revision J specification.
Technical Context
The SN74AHCT158DE4 implements four independent 2:1 multiplexers sharing a single active-low strobe (G) and a common select line (A/B), enabling simultaneous selection across all channels. Each channel accepts TTL-level inputs (VIH = 2 V min, VIL = 0.8 V max) and delivers CMOS-compatible inverted outputs with ±8 mA drive capability.
Its logic function follows a strict truth table: when G = H, all Y outputs are high regardless of A/B or data inputs; when G = L, each Yn = NOT(An if A/B = L else Bn). No internal latching or memory is present - it is purely combinational with no clock or state retention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - ensures compatibility with standard 5 V TTL/CMOS systems without level-shifting. |
| Propagation Delay (tPLH/tPHL) | 1 ns (min) to 7.5 ns (max) at 15 pF - enables reliable operation in sub-100 MHz digital control paths. |
| Output Drive (IOL/IOH) | ±8 mA - supports direct interfacing with standard LS-TTL loads and fan-out of ≥10 74AHCT inputs. |
| Input Compatibility | TTL-voltage compatible (VIH = 2 V, VIL = 0.8 V) - accepts legacy 5 V TTL signals without external biasing. |
| ESD Protection | 2000-V HBM, 200-V MM, 1000-V CDM - meets industrial handling requirements per JESD22. |
| Operating Temperature | –40°C to +85°C - qualified for commercial and extended-temperature embedded applications. |
Pinout & Package
SN74AHCT158DE4 is supplied in a 16-pin SOIC (D) package with 1.27 mm pitch, 10.2 mm × 6.2 mm body size, and 1.75 mm maximum height - compliant with JEDEC MS-012 and RoHS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (1A) | Data Input A, Channel 1 | First bit of source A for multiplexer 1; routed to 1Y when A/B = L and G = L. |
| 2 (1B) | Data Input B, Channel 1 | First bit of source B for multiplexer 1; routed to 1Y when A/B = H and G = L. |
| 3 (2A) | Data Input A, Channel 2 | Second bit of source A for multiplexer 2; inverted output appears at 2Y under select conditions. |
| 4 (2B) | Data Input B, Channel 2 | Second bit of source B for multiplexer 2; contributes to 4-bit parallel selection logic. |
| 5 (3A) | Data Input A, Channel 3 | Third bit of source A; shares A/B select line and strobe with other channels for synchronized routing. |
| 6 (3B) | Data Input B, Channel 3 | Third bit of source B; no internal connection to pins 7 or 8 (NC). |
| 7 (4A) | Data Input A, Channel 4 | Fourth bit of source A; completes full 4-bit word selection capability. |
| 8 (4B) | Data Input B, Channel 4 | Fourth bit of source B; all eight data inputs are fully buffered and TTL-compatible. |
| 9 (G) | Active-Low Strobe | Global enable: G = H forces all Y outputs high; G = L enables data routing per A/B state. |
| 10 (A/B) | Common Select Line | Controls source selection: A/B = L selects all A inputs; A/B = H selects all B inputs. |
| 11 (1Y) | Inverted Output, Channel 1 | NOT(1A) if A/B = L and G = L; NOT(1B) if A/B = H and G = L; high-impedance only if G = H (not 3-state). |
| 12 (2Y) | Inverted Output, Channel 2 | Combinational inverted output - no latching, no enable/disable beyond G signal. |
| 13 (3Y) | Inverted Output, Channel 3 | Matches timing specs of 1Y/2Y: tPLH/tPHL ≤ 7.5 ns (max) at 15 pF, 5 V. |
| 14 (4Y) | Inverted Output, Channel 4 | Final bit of 4-bit inverted multiplexed word; electrically identical to other Y outputs. |
| 15 (VCC) | Positive Supply | Must be decoupled locally; supports 4.5–5.5 V operation with ICC ≤ 20 µA (max) at 5.5 V. |
| 16 (GND) | Ground Reference | Return path for all I/O and supply currents; requires low-impedance PCB connection. |
Key Features
| Feature | Design Value |
|---|---|
| Quadruple 2:1 Multiplexing | Four independent channels share one A/B select and one G strobe - reduces control logic overhead in parallel data routing. |
| Inverted Outputs | All Y outputs are active-low complements - eliminates need for external inverters in negative-logic systems. |
| TTL-Compatible Inputs | Accepts standard 5 V TTL thresholds (VIH = 2 V, VIL = 0.8 V) while driving CMOS loads - simplifies mixed-logic interfacing. |
| Latch-Up Immunity | Exceeds 250 mA per JESD17 - ensures robustness in noisy industrial environments with transient coupling. |
| SOIC-16 Packaging | Standard 16-pin small-outline IC with 1.27 mm pitch - supports automated assembly and fits legacy 5 V board layouts. |
Applications
| Industrial PLC I/O Expansion | Digital Test Equipment Signal Routing |
|---|---|
|
Use Scenario: Expanding discrete input/output capacity in programmable logic controllers by selecting between primary and backup sensor data streams. IC Role / Device Role / Timing Role: Data selector routing dual-channel analog-to-digital converter outputs to a shared microcontroller interface under firmware-controlled A/B and G signals. Use Value: Enables real-time redundancy switching with <7.5 ns propagation delay and no added latency from external logic gates. |
Use Scenario: Configuring stimulus/response paths in automated test equipment where multiple DUT interfaces must share limited measurement resources. IC Role / Device Role / Timing Role: Multiplexing four pairs of digital stimulus lines (A/B) into a single 4-bit bus using synchronized A/B and G control from FPGA sequencer. Use Value: Reduces PCB trace count by 50% versus discrete mux solutions while maintaining TTL-level compatibility with legacy instrument drivers. |
| Legacy Microprocessor Address Decoding | Embedded System Bus Arbitration |
|
Use Scenario: Resolving memory-mapped peripheral address conflicts in 8-bit microprocessor systems (e.g., Z80, 8085) with overlapping I/O spaces. IC Role / Device Role / Timing Role: Selecting between two banks of register-mapped peripherals using upper address bits as A/B and chip-select as G. Use Value: Provides deterministic 1 ns minimum propagation delay - critical for meeting tight 200 ns memory access timing windows. |
Use Scenario: Managing shared communication resources (e.g., UART, SPI) among multiple MCU peripherals in resource-constrained edge devices. IC Role / Device Role / Timing Role: Steering four sets of bidirectional data/control lines between master and slave modules using GPIO-driven A/B and G. Use Value: Delivers rail-to-rail CMOS output swing (0.1 V/4.4 V) at 5 V, ensuring noise margin >1.2 V in electrically noisy embedded enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AHCT157N | Non-inverting outputs; identical pinout and timing; same VCC range and drive strength. | Required where positive-logic data routing is mandated (e.g., interfacing with non-inverting bus transceivers). | Select SN74AHCT157N when output polarity must match input polarity - no PCB changes needed due to pin compatibility. |
| 74LVC157APW | Lower VCC range (1.65–3.6 V); 3.3 V optimized; higher speed (tPD = 3.2 ns typ); different pinout (TSSOP-16). | Suitable for modern low-voltage mixed-signal systems but incompatible with 5 V-only designs. | Choose 74LVC157APW only for new 3.3 V designs requiring faster propagation; not drop-in for SN74AHCT158DE4. |
Compared with SN74AHCT158DE4, SN74AHCT157N offers identical form-factor and electrical behavior except output inversion, making it a direct functional substitute where polarity is flexible; 74LVC157APW provides superior speed and voltage scalability but requires layout revision and voltage domain isolation.
Availability
SN74AHCT158DE4 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, digital test equipment signal routing, legacy microprocessor address decoding, and embedded system bus arbitration requiring stable component supply, long-term lifecycle support, and RoHS-compliant SOIC packaging.
Supply support for SN74AHCT158DE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with global manufacturing and quality certification to ISO 9001 and IATF 16949.
The SN74AHCT158DE4 belongs to TI's 74AHCT logic family - designed specifically for 5 V TTL-to-CMOS interfacing with guaranteed AC/DC specifications across commercial temperature ranges.
FAQ
What is the logic function of SN74AHCT158DE4?
The SN74AHCT158DE4 implements four independent 2:1 data selectors with inverted outputs. When the strobe (G) is low, it routes either the A-input or B-input (selected by the A/B line) to each corresponding Y-output, then inverts the selected bit. When G is high, all Y outputs are forced high regardless of other inputs - no latching or memory is involved.
Does SN74AHCT158DE4 support 3.3 V operation?
No. SN74AHCT158DE4 is specified only for 4.5 V to 5.5 V VCC operation per its recommended operating conditions. Applying 3.3 V may result in undefined logic states, marginal noise margins, or failure to meet timing specifications - use 74LVC157 or 74LVCH157 for 3.3 V systems.
Is SN74AHCT158DE4 pin-compatible with SN74AHCT157N?
Yes. SN74AHCT158DE4 and SN74AHCT157N share identical SOIC-16 pinouts, supply requirements, and timing characteristics - the sole functional difference is that SN74AHCT158DE4 provides inverted outputs while SN74AHCT157N provides non-inverted outputs.
What does "TTL-voltage compatible" mean for SN74AHCT158DE4 inputs?
It means SN74AHCT158DE4 accepts standard TTL logic thresholds: VIH ≥ 2.0 V guarantees recognition as HIGH, and VIL ≤ 0.8 V guarantees recognition as LOW - allowing direct connection to legacy 5 V TTL outputs without pull-up resistors or level shifters.
Can unused inputs on SN74AHCT158DE4 be left floating?
No. Per TI's SCBA004 application report, all unused inputs of SN74AHCT158DE4 must be tied to VCC or GND to prevent increased ICC, oscillation, or ESD susceptibility. Floating inputs cause unpredictable current draw and potential device malfunction in commercial temperature operation.
SN74AHCT158DE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 8mA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74AHCT158DE4 FAQ
1.How can I place an order for SN74AHCT158DE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHCT158DE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHCT158DE4 reliable?
The price and inventory of SN74AHCT158DE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHCT158DE4 is usually 5 days.
3.What payment methods are accepted for SN74AHCT158DE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHCT158DE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHCT158DE4?
SN74AHCT158DE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHCT158DE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHCT158DE4?
For technical support, including SN74AHCT158DE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHCT158DE4 requirements.
6.How does Aetrix verify that SN74AHCT158DE4 is sourced from the original manufacturer or authorized distributors?
All SN74AHCT158DE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHCT158DE4 meets industry standards.
7.What is the process for return or replacement of SN74AHCT158DE4?
All SN74AHCT158DE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHCT158DE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHCT158DE4 part is unused and in its original packaging.
Return procedure for SN74AHCT158DE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHCT158DE4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
