Texas Instruments SN74AHCT158PW
- Part No.:
- SN74AHCT158PW
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74AHCT158PW.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,841
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHCT158PW from Texas Instruments is a quadruple 2-line to 1-line data selector/multiplexer IC operating at 4.5 V to 5.5 V, featuring TTL-compatible inputs, an active-low common strobe (G), inverted outputs, and 16-pin TSSOP packaging. It routes one of two 4-bit input sources to four outputs based on the A/B select line, used in digital logic routing, address decoding, and bus multiplexing applications.
For engineers reviewing the SN74AHCT158PW datasheet, SN74AHCT158PW pinout, SN74AHCT158PW application, or SN74AHCT158PW equivalent, key selection criteria include its 5-V CMOS logic family compatibility, guaranteed 8-mA output drive, 7.5-ns typical propagation delay (CL = 15 pF), and TSSOP-16 thermal performance (θJA = 108°C/W).
Technical Context
The SN74AHCT158PW implements four independent 2:1 multiplexers with shared strobe control and inverted outputs. Each channel selects between A or B inputs using the A/B select line, with output enable governed by G - high disables all outputs (drives high), low enables selection and inversion.
It uses advanced high-speed CMOS (AHCT) technology for TTL-level input compatibility while maintaining CMOS power efficiency. Logic thresholds are VIH = 2 V (min), VIL = 0.8 V (max), ensuring robust noise immunity in mixed-voltage systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - ensures stable operation across standard 5-V supply rails with ±10% tolerance. |
| Output Drive | ±8 mA - supports direct interfacing with standard TTL loads without external buffering. |
| tPLH/tPHL (CL=15 pF) | 1 ns to 7.5 ns - enables reliable timing in high-speed digital control paths up to ~100 MHz system clock domains. |
| Input Compatibility | TTL voltage levels - allows seamless integration with legacy 5-V TTL logic families without level-shifting circuitry. |
| Propagation Delay (G→Y) | 1 ns to 10 ns - defines worst-case enable/disable latency critical for synchronous bus arbitration and gated signal routing. |
| ESD Protection | 2000-V HBM, 200-V MM, 1000-V CDM - meets industrial handling requirements without additional protection components. |
| Operating Temperature | –40°C to +85°C - qualified for commercial and industrial ambient environments including embedded controllers and instrumentation. |
Pinout & Package
TSSOP-16 package (PW), 4.4 mm × 5.0 mm body, 0.65 mm lead pitch, 1.2 mm max height, exposed pad not present, RoHS-compliant NiPdAu finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (1A) | Channel 1 Data Input A | First bit of source A for multiplexer 1; referenced to G and A/B for selection path. |
| 2 (2A) | Channel 2 Data Input A | Second bit of source A for multiplexer 2; part of parallel 4-bit A input group. |
| 3 (3A) | Channel 3 Data Input A | Third bit of source A for multiplexer 3; shares A/B select and G with other channels. |
| 4 (4A) | Channel 4 Data Input A | Fourth bit of source A for multiplexer 4; completes 4-bit A word routed when A/B = L. |
| 5 (1B) | Channel 1 Data Input B | First bit of source B for multiplexer 1; selected when A/B = H. |
| 6 (2B) | Channel 2 Data Input B | Second bit of source B for multiplexer 2; complements 2A under A/B control. |
| 7 (3B) | Channel 3 Data Input B | Third bit of source B for multiplexer 3; forms alternate 4-bit input path. |
| 8 (4B) | Channel 4 Data Input B | Fourth bit of source B for multiplexer 4; enables dual-source data routing per channel. |
| 9 (G) | Common Strobe Input | Active-low global enable; G = H forces all Y outputs high regardless of A/B or data inputs. |
| 10 (A/B) | Source Select Control | Single-bit bus-wide selector: L routes A inputs, H routes B inputs to respective Y outputs. |
| 11 (1Y) | Channel 1 Inverted Output | Inverts selected input (1A or 1B); high-impedance state disabled - always driven. |
| 12 (2Y) | Channel 2 Inverted Output | Inverts selected input (2A or 2B); matches 1Y logic polarity and timing behavior. |
| 13 (3Y) | Channel 3 Inverted Output | Inverts selected input (3A or 3B); synchronized with G and A/B transitions per function table. |
| 14 (4Y) | Channel 4 Inverted Output | Inverts selected input (4A or 4B); completes quad-channel inverted output set. |
| 15 (VCC) | Positive Supply | 4.5–5.5 V power rail; decoupling required within 1 cm for stable high-speed switching. |
| 16 (GND) | Ground Reference | Return path for all I/O and internal logic; must be low-impedance and contiguous with VCC plane. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-Compatible Inputs | VIH = 2 V (min), VIL = 0.8 V (max) - eliminates need for level shifters when interfacing with 74LS/74F logic. |
| Inverted Outputs | All Y outputs are active-low equivalents of selected A/B inputs - simplifies negative-logic control architectures. |
| Common Strobe (G) | Single-pin global disable forcing all outputs high - enables clean bus isolation during reset or standby modes. |
| Latch-Up Immunity | Exceeds 250 mA per JESD17 - prevents destructive latch-up in noisy industrial power environments. |
| Low Input Capacitance | Ci = 10 pF (max) - minimizes loading on upstream drivers and preserves signal edge integrity. |
Applications
| Memory Address Decoding | Industrial PLC I/O Multiplexing |
|---|---|
Use Scenario: Selecting between two memory banks (e.g., RAM vs ROM) using a single address line in microcontroller-based systems. IC Role / Device Role / Timing Role: SN74AHCT158PW acts as a 4-bit address bus switch, routing upper address bits under A/B control while G synchronizes bank enable timing. Use Value: Reduces PCB trace count by consolidating dual-bank addressing into one compact TSSOP-16 device with deterministic 7.5-ns propagation. | Use Scenario: Consolidating 8 discrete sensor inputs into 4 shared analog-to-digital converter channels via time-division sampling. IC Role / Device Role / Timing Role: SN74AHCT158PW serves as a digitally controlled analog front-end selector, where A/B chooses sensor pair and G gates sample windows. Use Value: Enables cost-effective expansion of ADC channel count without adding converters, leveraging TTL-compatible control from PLC CPU. |
| Digital Bus Arbitration | Legacy System Interface Bridging |
Use Scenario: Resolving contention between two microprocessors sharing a common peripheral bus in failover or master-slave configurations. IC Role / Device Role / Timing Role: SN74AHCT158PW functions as a bidirectional bus gate, with G tied to processor priority signals and A/B selecting active master. Use Value: Provides sub-10-ns arbitration response and eliminates bus contention glitches through hardware-enforced mutual exclusion. | Use Scenario: Interfacing modern 5-V FPGA I/O banks with legacy TTL peripherals requiring strict 2-V VIH and 0.8-V VIL thresholds. IC Role / Device Role / Timing Role: SN74AHCT158PW operates as a protocol-transparent signal router, translating FPGA output states into TTL-compatible levels with no added delay. Use Value: Avoids dedicated level translators while preserving setup/hold timing margins due to matched tPLH/tPHL characteristics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 4-channel 2:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AHCT157PW | Non-inverting outputs; identical pinout, supply, and timing specs. | Required where downstream logic expects true (non-inverted) data routing without external inverters. | Select SN74AHCT157PW when signal polarity preservation is mandatory and board layout allows same footprint. |
| 74LVC157PW | 3.3-V only operation (1.65–3.6 V); lower drive (±24 mA), faster tPD (2.5 ns typ), different VIH/VIL thresholds. | Suitable for mixed-voltage 3.3-V systems but incompatible with 5-V TTL buses without translation. | Choose 74LVC157PW only in fully 3.3-V designs where higher speed and lower power outweigh voltage compatibility needs. |
Compared with SN74AHCT158PW, SN74AHCT157PW offers identical form-factor and 5-V operation but delivers non-inverted outputs - eliminating external inverters at the cost of logic polarity change; 74LVC157PW enables 3.3-V integration and faster switching but requires full voltage domain isolation from 5-V subsystems.
Availability
SN74AHCT158PW is available at Aetrix Electronics and suitable for industrial control systems, legacy 5-V embedded instrumentation, and digital test equipment requiring stable component supply and long-term obsolescence management.
Supply support for SN74AHCT158PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog, embedded processing, and logic solutions with over 90 years of innovation in industrial, automotive, and communications markets.
The SN74AHCT158PW belongs to TI's AHCT logic family - designed specifically for 5-V systems requiring TTL input compatibility, low power consumption, and robust ESD/latch-up performance in commercial and industrial temperature ranges.
FAQ
What is the maximum recommended operating voltage for the SN74AHCT158PW?
The SN74AHCT158PW has a recommended VCC range of 4.5 V to 5.5 V. Absolute maximum supply voltage is 7 V, but sustained operation above 5.5 V risks parametric degradation and reduced reliability. Always maintain VCC within the recommended range for guaranteed timing, drive strength, and logic threshold compliance per the SCLS348J datasheet.
Does the SN74AHCT158PW support 3.3-V input logic levels?
No - the SN74AHCT158PW is designed for 5-V operation and requires TTL-compatible input thresholds: VIH ≥ 2 V and VIL ≤ 0.8 V. A 3.3-V CMOS high-level signal (typically ~3.3 V) meets VIH but may not guarantee noise margin across temperature; 3.3-V logic families like LVC should be used instead for native 3.3-V systems. The SN74AHCT158PW itself does not accept or translate 3.3-V inputs reliably.
Is the SN74AHCT158PW pin-compatible with the SN74AHCT157PW?
Yes - the SN74AHCT158PW and SN74AHCT157PW share identical TSSOP-16 pinouts, supply requirements, and timing specifications. The sole functional difference is output polarity: SN74AHCT158PW provides inverted outputs (Y = NOT(selected)), while SN74AHCT157PW provides true outputs (Y = selected). No PCB changes are required for substitution if logic polarity is accounted for in firmware or downstream logic.
What is the thermal resistance (θJA) of the SN74AHCT158PW package?
The SN74AHCT158PW in TSSOP-16 (PW) package has a specified junction-to-ambient thermal resistance (θJA) of 108°C/W under standard JEDEC test conditions. This value assumes a 1-inch² copper pad with two vias; actual board-level θJA will vary based on PCB layout, copper area, and airflow. For continuous operation near maximum ratings, thermal derating per the absolute maximum ratings table is advised.
How does the strobe (G) input affect output behavior on the SN74AHCT158PW?
When G is high, all four Y outputs are forced high regardless of A/B state or input data - this is a hard-wired disable condition. When G is low, the device performs normal 2:1 selection: A/B = low routes A inputs to Y outputs (inverted), A/B = high routes B inputs to Y outputs (inverted). G thus provides synchronous, glitch-free bus isolation without requiring hold-time coordination on A/B.
SN74AHCT158PW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHCT
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 8mA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
SN74AHCT158PW FAQ
1.How can I place an order for SN74AHCT158PW through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHCT158PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHCT158PW reliable?
The price and inventory of SN74AHCT158PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHCT158PW is usually 5 days.
3.What payment methods are accepted for SN74AHCT158PW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHCT158PW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHCT158PW?
SN74AHCT158PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHCT158PW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHCT158PW?
For technical support, including SN74AHCT158PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHCT158PW requirements.
6.How does Aetrix verify that SN74AHCT158PW is sourced from the original manufacturer or authorized distributors?
All SN74AHCT158PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHCT158PW meets industry standards.
7.What is the process for return or replacement of SN74AHCT158PW?
All SN74AHCT158PW units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHCT158PW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHCT158PW part is unused and in its original packaging.
Return procedure for SN74AHCT158PW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHCT158PW Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
