Texas Instruments SN74AHCT367N
- Part No.:
- SN74AHCT367N
- Manufacturer:
- Texas Instruments
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74AHCT367N.pdf
- Description:
- IC BUF NON-INVERT 5.5V 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,477
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AHCT367N from Texas Instruments is a hex buffer and line driver with 3-state outputs, designed for memory address, clock, and bus-oriented applications. It features dual 4-line/2-line configuration, TTL-compatible inputs (VIH = 2 V, VIL = 0.8 V), 5-V supply operation, and ±8-mA output drive capability. Used in telecom infrastructure and network switches where controlled bus isolation and voltage translation from 3.3 V to 5 V are required.
For engineers reviewing the SN74AHCT367N datasheet, SN74AHCT367N pinout, SN74AHCT367N application, or SN74AHCT367N equivalent, this device delivers verified 3-state bus driving performance with latch-up immunity (>100 mA), ESD robustness (±2000 V HBM/CDM), and guaranteed operation from –40°C to 125°C - critical for industrial and telecom system design.
Technical Context
The SN74AHCT367N implements two independent 3-state buffer groups: one with four noninverting channels (1A1–1A4 → 1Y1–1Y4) enabled by active-low 1OE, and another with two noninverting channels (2A1–2A2 → 2Y1–2Y2) enabled by active-low 2OE. Each output exhibits balanced rise/fall times and slow edge rates to suppress ringing on lightly loaded buses.
It operates strictly at 4.5 V to 5.5 V VCC, accepts TTL-level inputs up to 5.5 V regardless of supply, and guarantees VOH ≥ 3.8 V and VOL ≤ 0.44 V under 8-mA load. Propagation delay is 4.8 ns (max) at 15-pF load and 5 V, with enable/disable times under 9 ns.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - ensures compatibility with standard 5-V logic rails and tolerance to supply variation. |
| VIH / VIL | 2 V / 0.8 V - enables direct interfacing with TTL and 3.3-V CMOS outputs without level shifters. |
| IOH / IOL | –8 mA / 8 mA - provides sufficient drive for fan-out to multiple CMOS loads while limiting bus contention current. |
| tPLH / tPHL | 4.8 ns max (CL = 15 pF) - supports high-speed address/data buffering in memory and peripheral interfaces. |
| tPZH / tPZL | 9 ns max (CL = 15 pF) - ensures fast, deterministic 3-state enable/disable for dynamic bus arbitration. |
| ESD Rating | ±2000 V HBM & CDM - meets industrial handling requirements without additional protection circuitry. |
| Operating Temp | –40°C to 125°C - qualified for extended-temperature industrial and telecom equipment deployment. |
Pinout & Package
SN74AHCT367N is supplied in a 16-pin plastic DIP (Dual In-line Package) with 0.3-inch body width and through-hole mounting. Pin spacing is 0.1 inch (2.54 mm), compatible with standard PCB layouts and socketing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1OE, 2OE | Active-low output enable controls for Group 1 (4-channel) and Group 2 (2-channel) buffers respectively. |
| 2, 4, 6, 10 | 1A1–1A4 | Noninverting input pins for Group 1 outputs; accept TTL/CMOS logic levels up to 5.5 V. |
| 3, 5, 7, 9 | 1Y1–1Y4 | Corresponding 3-state noninverting outputs; high-impedance when OE is high. |
| 12, 14 | 2A1, 2A2 | Noninverting inputs for Group 2 (dual-channel) buffer section. |
| 11, 13 | 2Y1, 2Y2 | 3-state outputs for Group 2; independently controllable via 2OE. |
| 8 | GND | Ground reference for all logic and power domains; must be low-impedance connection. |
| 16 | VCC | Positive supply rail (4.5–5.5 V); requires local 0.1-µF bypass capacitor per datasheet layout guidance. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-voltage compatible inputs | Accepts 0.8-V low and 2-V high thresholds - eliminates need for external level translators when interfacing legacy TTL or 3.3-V systems. |
| Slow edge rate control | Minimizes output ringing and EMI on unterminated or lightly loaded transmission lines - improves signal integrity in backplane and board-level buses. |
| Latch-up immunity | Exceeds 100 mA per JESD 78 Class II - ensures robust operation during transient overvoltage or ground bounce events. |
| Overvoltage-tolerant inputs | Withstands VI up to 5.5 V independent of VCC - allows safe hot-insertion and mixed-voltage system integration. |
| 3-state output architecture | Dual independent enable inputs (1OE/2OE) support flexible bus partitioning and multi-master arbitration without external logic. |
Applications
| Memory Address Buffering | Industrial Bus Interface |
|---|---|
Use Scenario: Driving address lines from a microcontroller to multiple SRAM or flash devices on a shared bus. IC Role / Device Role / Timing Role: Noninverting 3-state buffer providing fan-out gain and bus isolation during chip select transitions. Use Value: Enables clean address propagation with <4.8 ns propagation delay and prevents bus contention via independent OE control. | Use Scenario: Interfacing a 3.3-V FPGA I/O bank to a 5-V sensor subsystem requiring level-shifted control signals. IC Role / Device Role / Timing Role: Voltage-translating buffer that accepts 3.3-V TTL-compatible inputs and drives 5-V CMOS loads. Use Value: Eliminates discrete level shifters; VIH = 2 V ensures reliable recognition of 3.3-V logic highs without additional biasing. |
| Telecom Clock Distribution | Set-Top Box Peripheral Control |
Use Scenario: Distributing a 5-V clock signal to multiple timing-critical components (e.g., ADCs, DACs) in a base station module. IC Role / Device Role / Timing Role: Low-skew, low-ringing clock driver with 3-state disable for dynamic clock gating. Use Value: Slow edge rates reduce harmonic content; tPZH/tPZL < 9 ns enables precise clock enable timing in synchronized systems. | Use Scenario: Controlling LED indicators, IR transmitters, and relay drivers from a 5-V microcontroller in consumer AV equipment. IC Role / Device Role / Timing Role: General-purpose noninverting buffer with 3-state capability for shared control-line multiplexing. Use Value: ±8-mA drive supports direct LED drive; 125°C rating ensures reliability in thermally constrained enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex buffer with 3-state output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AHCT244N | Octal (8-channel), single OE input instead of dual OE; identical voltage specs and timing. | Less granular bus control - all 8 outputs enabled/disabled together versus SN74AHCT367N's grouped 4+2 control. | Select when full octal buffering is needed and independent group control is unnecessary. |
| SN74LVC367N | Lower VCC range (1.65–3.6 V); 3.3-V native logic; higher speed (tPD ≈ 3.5 ns) but lower drive (±24 mA). | Not suitable for 5-V systems; requires level shifting if interfacing to 5-V peripherals or legacy TTL. | Prefer for modern 3.3-V-only designs prioritizing speed and lower power over 5-V compatibility. |
Compared with SN74AHCT244N and SN74LVC367N, the SN74AHCT367N uniquely balances 5-V system compatibility, dual-group 3-state control, and robust ESD/latch-up performance - making it optimal for mixed-voltage industrial and telecom bus architectures where selective enable timing and legacy interface support are essential.
Availability
SN74AHCT367N is available at Aetrix Electronics and suitable for telecom infrastructure, industrial bus interface, and set-top box peripheral control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74AHCT367N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The SN74AHCT367N belongs to TI's 74AHCT logic family, engineered for 5-V systems requiring TTL-compatible inputs, 3-state bus driving, and enhanced robustness in harsh operating environments.
FAQ
What is the maximum operating temperature for the SN74AHCT367N?
The SN74AHCT367N is rated for continuous operation from –40°C to +125°C ambient temperature, meeting extended-temperature requirements for industrial and telecom applications. This specification is validated per JEDEC JESD78 and confirmed in Section 5.3 of the official datasheet (SCLS418I, July 2024 revision). Thermal derating is not required within this range when used within recommended electrical conditions.
Does the SN74AHCT367N support 3.3-V input logic levels?
Yes, the SN74AHCT367N supports 3.3-V input logic levels directly: its VIH threshold is 2 V (min) and VIL is 0.8 V (max), ensuring reliable recognition of 3.3-V CMOS high/low states. Inputs tolerate up to 5.5 V regardless of VCC, enabling safe interfacing between 3.3-V controllers and 5-V buses without external level shifters - a key feature documented in Section 7.3 and Table 5.3.
How many independent 3-state groups does the SN74AHCT367N provide?
The SN74AHCT367N provides two independent 3-state buffer groups: Group 1 (pins 1OE, 1A1–1A4, 1Y1–1Y4) contains four channels, and Group 2 (pins 2OE, 2A1–2A2, 2Y1–2Y2) contains two channels. Each group has its own active-low output enable, allowing selective bus isolation - a functional distinction confirmed in the logic diagram (Figure 7-1) and function table (Table 7-1) of the SN74AHCT367N datasheet.
What package type is used for the SN74AHCT367N variant?
The SN74AHCT367N uses a 16-pin plastic Dual In-line Package (DIP) with 0.3-inch body width and through-hole leads. This is distinct from surface-mount variants like SN74AHCT367DR (SOIC) or SN74AHCT367DBR (SSOP). The 'N' suffix explicitly denotes the DIP package, as defined in TI's packaging nomenclature and verified in the Mechanical, Packaging, and Orderable Information section (Page 13) of SCLS418I.
Can unused inputs on the SN74AHCT367N be left floating?
No, unused inputs on the SN74AHCT367N must not be left floating. Section 8.4.1 of the datasheet mandates that all unused digital inputs be tied to either VCC or GND to prevent undefined logic states, increased supply current, and potential oscillation. For the SN74AHCT367N, tying unused A-inputs to GND is recommended unless system logic requires pull-up - consistent with TI's application note SCBA004 on floating CMOS inputs.
SN74AHCT367N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHCT
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 2, 4 (Hex)
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
SN74AHCT367N FAQ
1.How can I place an order for SN74AHCT367N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AHCT367N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AHCT367N reliable?
The price and inventory of SN74AHCT367N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AHCT367N is usually 5 days.
3.What payment methods are accepted for SN74AHCT367N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AHCT367N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AHCT367N?
SN74AHCT367N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AHCT367N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AHCT367N?
For technical support, including SN74AHCT367N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AHCT367N requirements.
6.How does Aetrix verify that SN74AHCT367N is sourced from the original manufacturer or authorized distributors?
All SN74AHCT367N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AHCT367N meets industry standards.
7.What is the process for return or replacement of SN74AHCT367N?
All SN74AHCT367N units undergo pre-shipment inspection (PSI). If there is an issue with SN74AHCT367N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AHCT367N part is unused and in its original packaging.
Return procedure for SN74AHCT367N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AHCT367N Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

