My Inquiry
My Account
Texas Instruments SN74ALS112AN
- Part No.:
- SN74ALS112AN
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74ALS112AN.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,368
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74ALS112AN from Texas Instruments is a dual J-K negative-edge-triggered flip-flop in a 16-pin plastic DIP (N) package, operating from 0°C to 70°C with 5 V supply, 30 MHz max clock frequency, and 6 mW typical power dissipation per flip-flop. It supports asynchronous preset and clear, toggle mode via tied J/K inputs, and is used in synchronous logic control, state machines, and digital counters.
For engineers reviewing the SN74ALS112AN datasheet, SN74ALS112AN pinout, SN74ALS112AN application, or SN74ALS112AN equivalent, this page delivers verified electrical specs, functional timing behavior, package dimensions, real-world use cases, and validated alternative options for legacy TTL system design and repair.
Technical Context
This device implements two independent J-K flip-flops with fully buffered inputs for noise immunity, negative-edge clock triggering at voltage threshold (not dependent on fall time), and guaranteed setup/hold timing (22 ns setup, 0 ns hold). Each flip-flop features active-low asynchronous PRE and CLR with priority over clocked data.
It belongs to the ALS (Advanced Low-Power Schottky) TTL family, offering improved speed-power tradeoff versus standard LS TTL: 30 MHz max clock vs. 40 MHz for AS, but lower power than AS. Output drive capability is ±4 mA (IOL = 8 mA, IOH = −0.4 mA) with VOH ≥ VCC−2 V and VOL ≤ 0.4 V at 4.5–5.5 V supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | ALS TTL - enables direct interface with other 5 V TTL/LS devices without level shifters |
| Max Clock Frequency | 30 MHz - supports high-speed synchronous logic up to 33.3 ns period in commercial temperature range |
| Supply Voltage Range | 4.5 V to 5.5 V - compatible with regulated 5 V rails; tolerates ±10% variation |
| Propagation Delay (tPLH/tPHL) | 3–15 ns - ensures tight timing margins in cascaded counter or register chains |
| Power Dissipation | 6 mW per flip-flop (typical) - suitable for dense logic boards where thermal density matters |
| Output Drive | IOL = 8 mA, IOH = −0.4 mA - drives standard TTL loads (fan-out ≥ 20) directly |
| Operating Temperature | 0°C to 70°C - qualified for commercial-grade industrial and computing applications |
Pinout & Package
SN74ALS112AN uses a 16-pin plastic dual in-line package (PDIP-N), 300-mil width, 0.100" lead pitch, with standard through-hole mounting and JEDEC MO-019 footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1CLK, 2CLK | Clock input (negative-edge triggered) | Accepts standard TTL-level clock; triggering occurs at ~1.3 V threshold, not edge slope-dependent |
| 1J, 1K, 2J, 2K | Data inputs | Enable synchronous set/reset/toggle; require 22 ns setup before CLK↓ |
| 1PRE, 2PRE | Asynchronous preset (active low) | Forces Q = H regardless of clock or J/K; overrides all synchronous functions |
| 1CLR, 2CLR | Asynchronous clear (active low) | Forces Q = L regardless of clock or J/K; highest priority control signal |
| 1Q, 1Q̅, 2Q, 2Q̅ | Complementary outputs | Provide true and inverted latched states; fan-out ≥ 20 to standard TTL loads |
| VCC (Pin 14), GND (Pin 7) | Power supply terminals | Single 5 V supply; decoupling capacitor required near VCC/GND pins for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Fully buffered inputs | Minimizes susceptibility to external noise and crosstalk in mixed-signal PCB environments |
| Negative-edge clock triggering | Enables precise synchronization to falling edges of system clocks or waveform generators |
| Asynchronous PRE/CLR with priority | Allows immediate state initialization or reset without waiting for next clock edge |
| J-K toggle mode support | Enables divide-by-2 functionality by tying J=K=H - essential for binary counters and frequency dividers |
| ALS speed-power optimization | Delivers 30 MHz operation at half the power of comparable AS-series parts, extending board-level thermal headroom |
Applications
| Binary Counter Design | Digital State Machine |
|---|---|
|
Use Scenario: Building a 4-bit synchronous binary counter using cascaded J-K flip-flops. IC Role / Device Role / Timing Role: SN74ALS112AN provides two stages per package; Q̅ output feeds next stage's CLK to enable ripple-free counting. Use Value: 30 MHz max clock supports counter update rates up to 30 MHz, enabling fast timing control in test equipment and data acquisition systems. |
Use Scenario: Implementing a 3-state controller for a motor driver sequencer with START, RUN, and STOP states. IC Role / Device Role / Timing Role: SN74ALS112AN stores current state bits; PRE/CLR enables hardware-initiated state reset on fault detection. Use Value: Asynchronous reset guarantees deterministic recovery within one clock cycle, critical for safety-critical embedded logic. |
| Legacy System Repair | Glitch-Resistant Latch |
|
Use Scenario: Replacing obsolete 74LS112 in vintage computer backplanes or industrial PLC modules. IC Role / Device Role / Timing Role: SN74ALS112AN serves as drop-in functional replacement with identical pinout and improved noise margin. Use Value: ALS family's higher VIH (2.0 V min) and lower IIL (−0.4 mA) reduce false triggering in aging, noisy control buses. |
Use Scenario: Capturing and holding sensor status signals in presence of EMI or switch bounce. IC Role / Device Role / Timing Role: SN74ALS112AN acts as a synchronized latch; clock edge samples debounced input, PRE/CLR clears on system init. Use Value: Fully buffered inputs reject transients <15 ns wide, preventing metastability in noisy factory-floor environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS112N | Slower max clock (25 MHz), higher power (7 mW), lower noise immunity (VIH = 2.0 V same, but IIH = 20 µA vs. 40 µA) | Compatible in legacy LS-based designs; requires verification of timing margins at >20 MHz | Choose when maintaining strict LS-family consistency across a board; avoid if >25 MHz operation needed. |
| SN74F112N | Faster (50 MHz), higher power (12 mW), tighter AC specs, but lower noise margin (VIL = 0.8 V vs. 0.7 V) | Suitable for high-speed glue logic; less tolerant of slow-rising or noisy clock edges | Prefer for performance-critical paths where speed outweighs power; verify layout for ringing due to faster edges. |
Compared with SN74LS112N and SN74F112N, the SN74ALS112AN delivers optimal balance: 30 MHz speed exceeds LS while consuming less power than F, and its buffered inputs provide superior noise rejection in electrically harsh environments.
Availability
SN74ALS112AN is available at Aetrix Electronics and suitable for industrial control panels, legacy computer refurbishment, test instrumentation, and educational lab kits requiring stable component supply and long-term obsolescence management.
Supply support for SN74ALS112AN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial and automotive qualification.
The SN74ALS112AN belongs to TI's Advanced Low-Power Schottky (ALS) TTL logic family, designed for high-reliability commercial applications needing better speed-power efficiency than LS TTL without the cost or complexity of ECL or CMOS alternatives.
FAQ
What is the maximum clock frequency supported by SN74ALS112AN?
The SN74ALS112AN supports a maximum clock frequency of 30 MHz under recommended operating conditions (VCC = 4.5 V to 5.5 V, TA = 0°C to 70°C). This value is confirmed in the switching characteristics table of the SDAS199A datasheet and reflects guaranteed timing performance across the full commercial temperature range. The SN74ALS112AN achieves this while maintaining low power consumption of 6 mW per flip-flop.
Does SN74ALS112AN support asynchronous preset and clear functions?
Yes, the SN74ALS112AN provides active-low asynchronous preset (PRE) and clear (CLR) inputs for each flip-flop. These inputs operate independently of the clock and take priority over J, K, and CLK signals - asserting either PRE or CLR forces the corresponding Q output high or low immediately. This behavior is documented in the function table and logic diagram of the SN74ALS112AN datasheet.
What package type is used for SN74ALS112AN?
The SN74ALS112AN uses a 16-pin plastic dual in-line package (PDIP-N), also referred to as "standard plastic 300-mil DIP". Its mechanical dimensions conform to JEDEC MO-019, with 0.100" lead pitch and through-hole mounting compatibility. This package is explicitly listed in the datasheet's package options section and confirmed in TI's packaging addendum for orderable part SN74ALS112AN.
Can SN74ALS112AN be used as a toggle flip-flop?
Yes, the SN74ALS112AN can operate as a toggle flip-flop by connecting both J and K inputs high (J = K = VCC). In this configuration, each negative clock edge toggles the Q output state - a behavior confirmed in the function table and description section of the SN74ALS112AN datasheet. This makes it ideal for divide-by-2 circuits and binary counters.
What are the recommended operating supply voltage and temperature range for SN74ALS112AN?
The SN74ALS112AN is specified for operation with a supply voltage of 4.5 V to 5.5 V and an ambient temperature range of 0°C to 70°C. These values are defined in the "recommended operating conditions" table of the SDAS199A datasheet and distinguish it from the military-grade SN54ALS112A (−55°C to 125°C). Operation outside these ranges may result in undefined behavior or reduced reliability.
SN74ALS112AN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ALS
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 30 MHz
- Max Propagation Delay @ V, Max CL:
- 19ns @ 5V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 400µA, 8mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Iq):
- 4.5 mA
- Input Capacitance:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
SN74ALS112AN FAQ
1.How can I place an order for SN74ALS112AN through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74ALS112AN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74ALS112AN reliable?
The price and inventory of SN74ALS112AN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ALS112AN is usually 5 days.
3.What payment methods are accepted for SN74ALS112AN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ALS112AN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74ALS112AN?
SN74ALS112AN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74ALS112AN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74ALS112AN?
For technical support, including SN74ALS112AN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ALS112AN requirements.
6.How does Aetrix verify that SN74ALS112AN is sourced from the original manufacturer or authorized distributors?
All SN74ALS112AN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ALS112AN meets industry standards.
7.What is the process for return or replacement of SN74ALS112AN?
All SN74ALS112AN units undergo pre-shipment inspection (PSI). If there is an issue with SN74ALS112AN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74ALS112AN part is unused and in its original packaging.
Return procedure for SN74ALS112AN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74ALS112AN Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
