Texas Instruments SN74ALS138ADB
- Part No.:
- SN74ALS138ADB
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74ALS138ADB.pdf
- Description:
- DECODER/DEMUX SINGLE 3-TO-8
- Quantity:
- Payment:

- Shipping:

Inventory:7,440
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74ALS138ADB from Texas Instruments is a 3-line-to-8-line decoder/demultiplexer IC with active-low enable inputs (G2A, G2B) and one active-high enable input (G1), operating at 5 V supply, delivering propagation delays as low as 12 ns (tPHL, G2A→Y), and supporting TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max). It serves as a core address decoder in microprocessor-based memory and I/O expansion systems.
For engineers reviewing the SN74ALS138ADB datasheet, SN74ALS138ADB pinout, SN74ALS138ADB application, or SN74ALS138ADB equivalent, key selection criteria include its dual-enable architecture for cascading, guaranteed 8-mA sink capability per output, -40°C to +85°C industrial temperature range, and SOP-16 package compatibility with automated assembly.
Technical Context
The SN74ALS138ADB implements combinational logic decoding using three binary select inputs (A, B, C) to activate exactly one of eight active-low outputs (Y0–Y7), conditioned by three enable signals: G1 (active-high) and G2A/G2B (both active-low, ORed internally as G2). Its internal gate structure ensures deterministic one-hot output behavior without race conditions.
Designed for TTL-family interoperability, it features ALS (Advanced Low-Power Schottky) process technology-achieving lower power than standard LS while maintaining compatible voltage thresholds and drive strength. Output stage design supports direct interfacing with TTL, LSTTL, and CMOS loads up to 15 pF with defined timing under RL = 2 kΩ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - Ensures robust operation across industrial 5 V rail tolerances and brown-out resilience. |
| Propagation Delay (tPHL) | 12 ns (G2A→Y, CL = 15 pF) - Enables use in 25+ MHz address decode paths without timing margin violation. |
| Output Sink Current | 8 mA per Yx output - Drives up to 10 LSTTL loads or directly controls small-signal LEDs/relays without buffering. |
| Input Thresholds | VIH = 2.0 V min, VIL = 0.8 V max - Guarantees noise immunity >0.4 V with 5 V TTL logic families. |
| Operating Temperature | -40°C to +85°C - Qualified for industrial environments including factory automation and telecom infrastructure. |
| Power Dissipation | 19 mW typical (ICC = 3.8 mA @ VCC = 5 V) - Supports high-density board layouts without thermal derating. |
Pinout & Package
SOP-16 (Small Outline Package, 150 mil width), JEDEC MS-012AC, 1.27 mm pitch, surface-mount compatible with reflow soldering profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G2A) | Active-low enable input | Must be LOW with G2B to enable decoding; used for hierarchical enable chaining in multi-chip systems. |
| 2 (G2B) | Active-low enable input | Internally ORed with G2A; both must be LOW for functional enable-reduces external gating in expandable designs. |
| 3 (G1) | Active-high enable input | Primary chip-select signal; HIGH enables function-ideal for microprocessor /CS or /IORQ synchronization. |
| 4 (C) | MSB select input | Connects to A15/A14 of 16-bit address bus for memory bank selection in 64 KB systems. |
| 5 (B) | Mid select input | Maps to middle address bit (e.g., A13); determines quadrant within enabled 8K block. |
| 6 (A) | LSB select input | Accepts lowest address bit (e.g., A12); selects individual 4K segment when combined with B/C. |
| 7 (Y0) | Active-low decoded output | Asserted when A=B=C=0 and all enables active-drives /CS of first peripheral (e.g., UART or timer). |
| 8 (Y1) | Active-low decoded output | Asserted when A=1, B=C=0-used for second peripheral enable in daisy-chained I/O subsystems. |
| 9 (Y2) | Active-low decoded output | Asserted on A=0,B=1,C=0-commonly assigned to EPROM or static RAM chip select in legacy controllers. |
| 10 (Y3) | Active-low decoded output | Enables third device (e.g., parallel port) with minimal glue logic due to native active-low polarity. |
| 11 (Y4) | Active-low decoded output | Supports fourth peripheral in 8-device decode tree-no external inverters needed for /CS assertion. |
| 12 (Y5) | Active-low decoded output | Used for fifth peripheral (e.g., ADC interface); timing-critical paths benefit from sub-13 ns tPHL. |
| 13 (Y6) | Active-low decoded output | Drives sixth device with guaranteed VOL ≤ 0.5 V at 8 mA-ensures clean TTL-level recognition. |
| 14 (Y7) | Active-low decoded output | Final output in decode set; often tied to interrupt controller or watchdog reset enable. |
| 15 (GND) | Ground reference | Single ground pin shared by all logic and output stages-requires low-inductance PCB return path. |
| 16 (VCC) | Positive supply | 5 V nominal supply; decoupling capacitor (0.1 µF ceramic) required within 5 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Three enable inputs (G1, G2A, G2B) | Enables seamless 24-line decoding without external inverters and 32-line expansion with only one inverter. |
| ALS process technology | Delivers 3× lower power than standard LS while retaining full TTL compatibility and speed. |
| Guaranteed fanout of 10 LSTTL loads | Eliminates need for buffer stages when driving multiple downstream logic devices or indicators. |
| Active-low outputs with high sink current | Directly interfaces with common cathode LED arrays, N-channel MOSFET gates, and open-collector bus lines. |
| Industrial temperature range support | Validated operation from –40°C to +85°C-suitable for uncontrolled ambient deployments like base stations and PLCs. |
Applications
| Memory Address Decoding | I/O Port Expansion |
|---|---|
|
Use Scenario: Selecting among eight 8-KB memory banks in an 8085/8086-based embedded controller. IC Role / Device Role / Timing Role: Primary address decoder mapping A15–A12 to /CS lines of SRAM, EPROM, and peripheral registers. Use Value: Eliminates discrete NAND gate networks-reduces component count by ≥7 parts and layout area by 35%. |
Use Scenario: Enabling eight separate I/O devices (UART, SPI master, GPIO expander, etc.) from a single microcontroller bus. IC Role / Device Role / Timing Role: Bus-controlled demultiplexer translating address bits into individual /EN signals for peripheral ICs. Use Value: Provides deterministic 12 ns enable-to-output delay-supports 20+ MHz synchronous peripheral access without wait states. |
| Interrupt Vector Selection | LED Display Multiplexing |
|
Use Scenario: Assigning priority-encoded interrupt requests to distinct vector addresses in real-time OS kernels. IC Role / Device Role / Timing Role: Level-sensitive interrupt arbiter generating unique /INTx lines based on encoded source ID. Use Value: Delivers glitch-free output transitions under simultaneous enable changes-prevents spurious interrupt asserts. |
Use Scenario: Scanning 8-digit 7-segment LED displays using common-anode configuration with dynamic refresh. IC Role / Device Role / Timing Role: Digit-select driver asserting one of eight active-low digit enables per display cycle. Use Value: Sinks 8 mA per output-directly drives segments without series resistors when paired with 20 mA LEDs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS138N | Standard LS family: higher ICC (22 mA typ), slower tPHL (27 ns), wider VCC tolerance (4.75–5.25 V). | Compatible in legacy 5 V TTL systems but unsuitable for low-power or high-speed timing-critical designs. | Choose only if backward compatibility with existing LS-based schematics is mandatory and power budget allows. |
| 74HC138PW | CMOS family: rail-to-rail VCC (2–6 V), 100 µA ICC, but VIH/VIL thresholds scale with VCC-not TTL-compatible at 5 V. | Requires level-shifting for mixed-TTL systems; superior for battery-powered or wide-supply applications. | Select when system uses mixed-voltage domains or demands ultra-low static power (<100 µW). |
Compared with SN74LS138N and 74HC138PW, the SN74ALS138ADB uniquely balances TTL compatibility, 12 ns speed, and 3.8 mA supply current-making it optimal for industrial 5 V control systems where timing precision and legacy interoperability coexist.
Availability
SN74ALS138ADB is available at Aetrix Electronics and suitable for memory address decoding, I/O port expansion, interrupt vector selection, and LED display multiplexing requiring stable component supply across long-lifecycle industrial programs.
Supply support for SN74ALS138ADB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 50 years of innovation in industrial-grade logic families.
The SN74ALS138ADB belongs to TI's Advanced Low-Power Schottky (ALS) logic portfolio, engineered specifically for high-reliability 5 V digital systems demanding faster switching and lower power than standard LS devices.
FAQ
What is the maximum clock frequency supported by SN74ALS138ADB in demultiplexing mode?
The SN74ALS138ADB is a combinational logic device-not a clocked circuit-so it has no clock input or maximum clock frequency rating. Its performance is defined by propagation delay: tPHL = 12 ns (G2A→Y) and tPLH = 18 ns (A→Y) under CL = 15 pF. This enables reliable operation in address decode paths up to ~25 MHz, assuming setup/hold margins are maintained relative to the controlling microprocessor's bus timing.
Can SN74ALS138ADB drive LEDs directly without current-limiting resistors?
Yes, SN74ALS138ADB can drive standard 20 mA common-cathode LEDs directly when configured as a digit selector in multiplexed displays. Each output sinks up to 8 mA continuously (IOL = 8 mA), and VOL remains ≤0.5 V at that load. For 20 mA LEDs, a series resistor is still required to limit current-however, the SN74ALS138ADB's strong sink capability eliminates the need for external transistor buffers in most 8-digit display applications.
Is SN74ALS138ADB pin-compatible with SN74LS138N?
Yes, SN74ALS138ADB is pin-compatible with SN74LS138N in the same package variant (e.g., SOP-16 vs. PDIP-16), sharing identical pinout, terminal functions, and mechanical footprint. However, electrical differences-including propagation delay, supply current, and noise margins-require validation in timing-critical circuits before drop-in replacement.
Does SN74ALS138ADB support mixed-voltage operation (e.g., 3.3 V inputs with 5 V VCC)?
No, SN74ALS138ADB is a 5 V-only TTL-family device. Its input thresholds (VIH = 2.0 V min, VIL = 0.8 V max) and absolute maximum ratings (VIN ≤ 7 V) are specified for 5 V operation. Applying 3.3 V logic levels may result in marginal or unreliable recognition-level translation (e.g., SN74LVC1T45) is required for interfacing with 3.3 V microcontrollers.
What is the recommended decoupling strategy for SN74ALS138ADB in high-noise industrial environments?
Place a 0.1 µF X7R ceramic capacitor between VCC (pin 16) and GND (pin 15), located within 5 mm of the SN74ALS138ADB body. For boards with multiple SN74ALS138ADB units or high di/dt loads, add a bulk 4.7 µF tantalum capacitor per power rail segment. Avoid shared vias between decoupling caps and signal returns to prevent ground bounce coupling into enable or select inputs.
SN74ALS138ADB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ALS
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 400µA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74ALS138ADB FAQ
1.How can I place an order for SN74ALS138ADB through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74ALS138ADB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74ALS138ADB reliable?
The price and inventory of SN74ALS138ADB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ALS138ADB is usually 5 days.
3.What payment methods are accepted for SN74ALS138ADB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ALS138ADB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74ALS138ADB?
SN74ALS138ADB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74ALS138ADB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74ALS138ADB?
For technical support, including SN74ALS138ADB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ALS138ADB requirements.
6.How does Aetrix verify that SN74ALS138ADB is sourced from the original manufacturer or authorized distributors?
All SN74ALS138ADB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ALS138ADB meets industry standards.
7.What is the process for return or replacement of SN74ALS138ADB?
All SN74ALS138ADB units undergo pre-shipment inspection (PSI). If there is an issue with SN74ALS138ADB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74ALS138ADB part is unused and in its original packaging.
Return procedure for SN74ALS138ADB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74ALS138ADB Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

