Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74ALS153DR

Name: SN74ALS153DR
Brand: Texas Instruments
SKU: SN74ALS153DR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74ALS153DR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: SN74ALS153DR.pdf

Description:: IC MULTIPLEXER 2 X 4:1 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,732

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74ALS153DR from Texas Instruments is a dual 1-of-4 data selector/multiplexer IC used for binary-decoded signal routing in TTL-compatible digital logic systems. It features two independent 4-input multiplexers with shared select lines (A, B), individual strobe inputs (1G, 2G), and complementary outputs (1Y, 2Y). Operating at 4.5–5.5 V over 0°C to 70°C, it delivers tPLH/tPHL propagation delays as low as 3 ns (data-to-output) and supports parallel-to-serial conversion in bus management and address decoding applications.

For engineers reviewing the SN74ALS153DR datasheet, SN74ALS153DR pinout, SN74ALS153DR application, or SN74ALS153DR equivalent, key selection criteria include its ALS-family speed-power tradeoff, SOIC-16 package compatibility with automated assembly, guaranteed 24-mA sink capability, and direct interoperability with 74LS/74F logic families in legacy industrial control and test equipment designs.

Technical Context

The SN74ALS153DR implements two independent AND-OR-invert logic sections, each decoding A/B select bits to route one of four data inputs (C0–C3) to its output (Y) when enabled by its dedicated strobe (G). Select lines A and B are common to both sections, enabling synchronized channel selection without external gating.

It uses bipolar ALS (Advanced Low-Power Schottky) technology, delivering higher speed than standard LS while maintaining lower power than AS-e.g., 14 mA typical ICC at 5 V versus 26 mA for SN74AS153. Its outputs are totem-pole (non-open-collector), fully compatible with TTL input thresholds (VIH = 2.0 V min, VIL = 0.8 V max) and capable of driving 10 LS loads.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	74ALS - balances speed (vs. LS) and power (vs. AS); enables drop-in upgrades in legacy 5-V TTL systems.
Supply Voltage	4.5 V to 5.5 V - ensures robust operation across standard 5-V rail tolerances without regulation overhead.
Output Drive	24 mA sink / −2.6 mA source - drives 10x 74LS inputs directly; eliminates need for buffer stages in dense logic arrays.
Propagation Delay	3–10 ns (data-to-Y) - supports >50 MHz toggle rates in critical path timing; faster than 74LS153 (15–25 ns).
Operating Temperature	0°C to 70°C - qualified for commercial/industrial ambient environments, excluding extended-temperature or military use.
Package	SOIC-16 (D), 3.9-mm body width - surface-mount compatible with standard reflow profiles (MSL Level-1); footprint matches industry-standard 16-pin SOIC layouts.
Input Thresholds	VIH = 2.0 V min, VIL = 0.8 V max - ensures noise margin >0.4 V with 5-V TTL signaling; prevents false switching in noisy PLC backplanes.

Pinout & Package

SN74ALS153DR is housed in a 16-pin SOIC (Small-Outline Integrated Circuit) package with 1.27-mm lead pitch, 3.9-mm body width, and 2.00-mm maximum height per TI NS0016A outline. Pin 1 is located at the top-left corner with a beveled edge marker.

Pin/Terminal	Circuit Role	Design Meaning
1	1C0	Data input 0 for first multiplexer section; routed to 1Y when A=0, B=0, and 1G=L.
2	1C1	Data input 1 for first section; selected when A=1, B=0, and 1G=L.
3	1C2	Data input 2 for first section; selected when A=0, B=1, and 1G=L.
4	1C3	Data input 3 for first section; selected when A=1, B=1, and 1G=L.
5	1G	Strobe (enable) for first section; active-low - 1Y = high-impedance when 1G=H.
6	1Y	Inverted output of first multiplexer; reflects selected Cx input only when 1G=L.
7	GND	Power ground reference for all internal logic and I/O; must be low-impedance connection.
8	2C0	Data input 0 for second multiplexer section; independently selectable using same A/B lines.
9	2C1	Data input 1 for second section; shares A/B select but isolated from first section's G/Y signals.
10	2C2	Data input 2 for second section; enables dual-channel routing without external demux logic.
11	2C3	Data input 3 for second section; supports simultaneous 2×4:1 selection in compact footprint.
12	2G	Strobe (enable) for second section; independent control allows time-multiplexed or gated channel use.
13	2Y	Inverted output of second multiplexer; complements 1Y for differential or dual-bus applications.
14	VCC	+5 V supply input; bypassing with 0.1-µF ceramic capacitor near pin is required for stable operation.
15	B	Common select line (LSB); controls bit-0 decode across both multiplexer sections.
16	A	Common select line (MSB); controls bit-1 decode; A/B combination selects C0–C3 per section.

Key Features

Feature	Design Value
Dual independent 4:1 multiplexers	Reduces component count vs. two discrete 74ALS151s; saves PCB area and interconnect complexity in data-path consolidation.
Shared A/B select lines	Enables synchronized channel selection across both sections - essential for mirrored data routing in ADC/DAC interface logic.
Individual strobe (G) inputs	Allows selective enable/disable of each section - supports dynamic bus arbitration or power-gated signal paths without global reset.
ALS logic family performance	Delivers 3× faster data-to-output delay than 74LS153 at comparable power - improves timing margin in high-speed control sequencers.
SOIC-16 packaging	Supports automated pick-and-place and reflow assembly; footprint compatible with legacy DIP-16 layouts via adapter boards.

Applications

Industrial PLC I/O Expansion	Legacy Test Equipment Signal Routing
Use Scenario: Expanding digital input channels in programmable logic controllers by scanning multiple sensor banks through a single microcontroller port. IC Role / Device Role / Timing Role: Dual 4:1 multiplexer routes up to eight discrete sensor signals (via two 4-bit groups) to a shared 8-bit parallel input bus under A/B address control. Use Value: Eliminates need for additional port expanders or FPGA glue logic; maintains deterministic 10-ns worst-case latency between scan command and sampled value.	Use Scenario: Configuring stimulus/sense paths in automated test equipment that switches between multiple DUT interfaces. IC Role / Device Role / Timing Role: Routes calibration reference signals or measurement returns between instrument channels and device-under-test fixtures using strobe-controlled isolation. Use Value: Enables sub-15-ns path reconfiguration without signal contention; individual G inputs prevent crosstalk during transition states.
Microcontroller Address Decoding	Parallel-to-Serial Data Conversion
Use Scenario: Generating chip-select signals for multiple peripheral ICs (e.g., EEPROM, UART, ADC) from limited MCU address lines. IC Role / Device Role / Timing Role: Uses A/B as address LSBs and C0–C3 as enable inputs to generate four unique active-low CS outputs per section. Use Value: Provides deterministic, glitch-free CS assertion with <10 ns skew across all outputs - critical for meeting setup/hold timing of memory devices.	Use Scenario: Converting parallel status bits from a sensor array into a serial stream for transmission over a single-wire interface. IC Role / Device Role / Timing Role: Cycles A/B to sequentially select C0–C3 inputs while strobing 1G; 1Y output forms serial bitstream synchronized to clock-driven A/B changes. Use Value: Achieves 50+ Mbps serial rate using simple counter logic - avoids dedicated shift-register ICs or firmware bit-banging overhead.

Industrial PLC I/O Expansion

Legacy Test Equipment Signal Routing

Use Scenario: Expanding digital input channels in programmable logic controllers by scanning multiple sensor banks through a single microcontroller port.

IC Role / Device Role / Timing Role: Dual 4:1 multiplexer routes up to eight discrete sensor signals (via two 4-bit groups) to a shared 8-bit parallel input bus under A/B address control.

Use Value: Eliminates need for additional port expanders or FPGA glue logic; maintains deterministic 10-ns worst-case latency between scan command and sampled value.

Use Scenario: Configuring stimulus/sense paths in automated test equipment that switches between multiple DUT interfaces.

IC Role / Device Role / Timing Role: Routes calibration reference signals or measurement returns between instrument channels and device-under-test fixtures using strobe-controlled isolation.

Use Value: Enables sub-15-ns path reconfiguration without signal contention; individual G inputs prevent crosstalk during transition states.

Microcontroller Address Decoding

Parallel-to-Serial Data Conversion

Use Scenario: Generating chip-select signals for multiple peripheral ICs (e.g., EEPROM, UART, ADC) from limited MCU address lines.

IC Role / Device Role / Timing Role: Uses A/B as address LSBs and C0–C3 as enable inputs to generate four unique active-low CS outputs per section.

Use Value: Provides deterministic, glitch-free CS assertion with <10 ns skew across all outputs - critical for meeting setup/hold timing of memory devices.

Use Scenario: Converting parallel status bits from a sensor array into a serial stream for transmission over a single-wire interface.

IC Role / Device Role / Timing Role: Cycles A/B to sequentially select C0–C3 inputs while strobing 1G; 1Y output forms serial bitstream synchronized to clock-driven A/B changes.

Use Value: Achieves 50+ Mbps serial rate using simple counter logic - avoids dedicated shift-register ICs or firmware bit-banging overhead.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 4:1 multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS153N	Slower (15–25 ns propagation), higher ICC (19 mA typ), same pinout and logic function.	Acceptable where timing margin >20 ns exists; lower drive (8 mA sink) limits fanout in dense LS systems.	Choose for cost-sensitive, non-speed-critical replacements where existing LS design margins are verified.
SN74AS153NSR	Faster (2–7 ns propagation), higher power (ICCL = 33 mA), same pinout and logic function.	Required for >100 MHz system clocks; increased drive (48 mA sink) supports heavier capacitive loads but raises thermal density.	Choose when SN74ALS153DR timing is insufficient and board layout accommodates higher power dissipation.

Compared with SN74LS153N, SN74ALS153DR cuts propagation delay by ~60% with only modest ICC increase; compared with SN74AS153NSR, it reduces power by ~50% while retaining sub-10 ns performance - making it the optimal balance for mid-speed industrial control logic.

Availability

SN74ALS153DR is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, legacy test equipment signal routing, microcontroller address decoding, and parallel-to-serial data conversion requiring stable component supply across long-lifecycle embedded programs.

Supply support for SN74ALS153DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor leader with over 90 years of analog and logic innovation, serving industrial, automotive, and communications markets with high-reliability, long-lifecycle components.

The SN74ALS153DR belongs to TI's 74ALS logic family - engineered for backward-compatible speed upgrades in 5-V TTL systems where LS was too slow and AS too power-hungry, especially in factory automation and instrumentation.

FAQ

What is the maximum clock frequency supported by SN74ALS153DR in a data-select application?

The SN74ALS153DR does not operate on a clock signal - it is asynchronous. Its usable toggle rate depends on propagation delay and system setup/hold timing. With worst-case tPHL + tPLH = 21 ns (data-to-Y), it reliably supports input address changes up to ~40 MHz in well-designed PCB layouts with controlled trace lengths and proper decoupling.

Can SN74ALS153DR replace SN74LS153 in an existing design without modifications?

Yes, SN74ALS153DR is pin-compatible and functionally identical to SN74LS153, with identical pinout, logic behavior, and voltage thresholds. Its improved speed (3–10 ns vs. 15–25 ns) and slightly higher output drive (24 mA vs. 8 mA) typically enhance performance without requiring layout or firmware changes.

Does SN74ALS153DR support 3.3-V logic interfacing?

No. SN74ALS153DR is specified only for 4.5–5.5 V operation and TTL-compatible input thresholds (VIH ≥ 2.0 V). Driving it from 3.3-V logic may result in marginal VIH margin and undefined operation; level-shifting circuitry is required for reliable 3.3-V to 5-V interfacing.

What is the meaning of "ALS" in SN74ALS153DR?

"ALS" stands for Advanced Low-Power Schottky - a Texas Instruments bipolar logic family that improves upon standard LS (Low-Power Schottky) by reducing propagation delay by ~50% while maintaining similar quiescent power. SN74ALS153DR exemplifies this tradeoff with 3–10 ns delays and 14 mA typical ICC at 5 V.

Is SN74ALS153DR RoHS compliant and suitable for modern manufacturing?

Yes. SN74ALS153DR carries NIPDAU (nickel-palladium-gold) lead finish, is RoHS compliant, and rated MSL Level-1 (unlimited floor life at ≤30°C/60% RH). Its SOIC-16 package supports standard reflow profiles and is qualified for high-volume SMT assembly in industrial electronics production.

SN74ALS153DR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74ALS

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Multiplexer

Circuit:: 2 x 4:1

Independent Circuits:: 1

Current - Output High, Low:: 2.6mA, 24mA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

SN74ALS153DR FAQ

1.How can I place an order for SN74ALS153DR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74ALS153DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74ALS153DR reliable?

The price and inventory of SN74ALS153DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ALS153DR is usually 5 days.

3.What payment methods are accepted for SN74ALS153DR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ALS153DR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74ALS153DR?

SN74ALS153DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74ALS153DR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74ALS153DR?

For technical support, including SN74ALS153DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ALS153DR requirements.

6.How does Aetrix verify that SN74ALS153DR is sourced from the original manufacturer or authorized distributors?

All SN74ALS153DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ALS153DR meets industry standards.

7.What is the process for return or replacement of SN74ALS153DR?

All SN74ALS153DR units undergo pre-shipment inspection (PSI). If there is an issue with SN74ALS153DR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74ALS153DR part is unused and in its original packaging.

Return procedure for SN74ALS153DR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…