Texas Instruments SN74ALS158D
- Part No.:
- SN74ALS158D
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74ALS158D.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,404
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74ALS158D from Texas Instruments is a quad 2-line-to-1-line data selector/multiplexer with inverted output logic, designed for high-speed digital bus routing in TTL-compatible systems. It features buffered inputs/outputs, a common strobe (G) enable, and selects one of two 4-bit data sources (A or B) based on the A/B control line. It operates from 0°C to 70°C with VCC = 4.5–5.5 V and delivers 4 mA low-level output drive-used in address/data path selection in legacy microprocessor support logic.
For engineers reviewing the SN74ALS158D datasheet, SN74ALS158D pinout, SN74ALS158D application, or SN74ALS158D equivalent, key selection criteria include propagation delay (tPHL/tPLH ≤ 15 ns at VCC = 5 V), inverted output polarity, SOIC-16 package compatibility, and ALS family power-performance tradeoffs versus AS or LS variants.
Technical Context
The SN74ALS158D implements four independent 2:1 multiplexers sharing a single A/B select line and global strobe (G) enable. Each channel routes either the A or B input to its Y output with inversion-unlike the true-output SN74ALS157A-minimizing propagation delay through optimized gate topology. All outputs are actively driven (totem-pole), not open-collector.
It belongs to the Advanced Low-Power Schottky (ALS) logic family, delivering lower ICC (5–10 mA typical) than standard LS while maintaining TTL voltage thresholds (VIL = 0.8 V max, VIH = 2.0 V min) and compatible noise margins. No 3-state capability is present-outputs are always active when G = L.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - Ensures robust operation across standard 5 V supply tolerances in industrial and computing systems. |
| Propagation Delay (A/B → Y) | 13–22 ns max - Enables reliable timing in 20–25 MHz synchronous bus applications with setup/hold margin. |
| Output Drive (IOL) | 4 mA min - Sufficient to drive 10 LS-TTL loads or short PCB traces without external buffering. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - Guarantees interoperability with standard TTL, CMOS, and microcontroller GPIOs. |
| Operating Temperature | 0°C to 70°C - Qualified for commercial-grade embedded control, instrumentation, and peripheral interface designs. |
| ICC (Quiescent) | 5–10 mA - ALS-family efficiency improves thermal management vs. standard LS in dense logic arrays. |
Pinout & Package
SN74ALS158D uses a 16-pin SOIC (D) package measuring 10.4 mm × 7.4 mm × 2.0 mm max height, with 1.27 mm pitch and gull-wing leads. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A, 3A, 4A | Data Input A (Channel 1–4) | First source word bits; routed to Y when A/B = H and G = L. |
| 1B, 2B, 3B, 4B | Data Input B (Channel 1–4) | Second source word bits; routed to Y when A/B = L and G = L. |
| 1Y, 2Y, 3Y, 4Y | Inverted Output (Channel 1–4) | Active-high outputs presenting complemented selected data (e.g., if A=H, Y=L). |
| A/B | Source Select Control | Global 2:1 selector: A/B = H selects A inputs; A/B = L selects B inputs. |
| G | Strobe Enable | Active-low enable: Y outputs valid only when G = L; all Y = H when G = H (disabled). |
| VCC (Pin 16) | Positive Supply | 5 V nominal power rail; decoupling capacitor required near pin for noise immunity. |
| GND (Pin 8) | Ground Reference | Logic and power return; must be low-impedance connection to minimize ground bounce. |
Key Features
| Feature | Design Value |
|---|---|
| Inverted Output Logic | Reduces internal gate count and propagation delay versus true-output equivalents-critical for timing-critical bus arbitration paths. |
| Buffered Inputs & Outputs | Enables fan-out of ≥10 LS-TTL loads without signal degradation or added external drivers. |
| ALS Family Performance | Delivers 2× speed and 50% lower power than standard LS logic at identical VCC, easing thermal design in multi-chip modules. |
| SOIC-16 Package | Surface-mount compatible with automated assembly; footprint matches industry-standard NS0016A land pattern per IPC-7351. |
Applications
| Microprocessor Address Decoding | Legacy Bus Arbitration |
|---|---|
Use Scenario: Selecting between two memory-mapped I/O register banks during CPU read/write cycles in 8-bit systems (e.g., Z80, 8085). IC Role / Device Role / Timing Role: Quad 2:1 mux routes 4-bit address or control fields under A/B and G control; inverted outputs interface directly with LS-TTL latches. Use Value: Eliminates discrete gate logic, reduces board area, and ensures sub-25 ns decision latency for real-time peripheral access. | Use Scenario: Resolving contention between two DMA controllers sharing a common data bus segment in industrial PLC backplanes. IC Role / Device Role / Timing Role: Acts as bidirectional data path selector-A inputs from Controller 1, B inputs from Controller 2, Y outputs to shared bus. Use Value: Provides deterministic, glitch-free bus handoff with no external timing components due to guaranteed monotonic switching. |
| Test Equipment Signal Routing | Digital Instrumentation Multiplexing |
Use Scenario: Switching calibration reference signals (e.g., precision voltage standards) into ADC input channels in benchtop multimeters. IC Role / Device Role / Timing Role: Selects one of two reference sources per channel under microcontroller command via A/B and G lines. Use Value: Inverted output polarity simplifies level-shifting to match ADC input requirements; ALS speed supports >10 kSPS auto-calibration sequences. | Use Scenario: Consolidating sensor data streams (e.g., thermocouple, RTD, strain gauge) onto a single serial interface in modular data loggers. IC Role / Device Role / Timing Role: Routes 4-bit parallel sensor ID or configuration words from dual-sensor modules to a shared status bus. Use Value: Buffered I/O maintains signal integrity over 10+ cm PCB traces; SOIC-16 footprint enables high-density front-panel I/O expansion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar data selector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ALS157AD | True (non-inverted) output logic; otherwise identical pinout, timing, and electrical specs. | Required where downstream logic expects non-complemented data (e.g., direct connection to non-inverting latches). | Select SN74ALS157AD when system-level polarity matching eliminates need for external inverters. |
| SN74AS158N | Faster propagation (1–5 ns typical), higher ICC (15.6–22.5 mA), PDIP-16 package; same inverted function and pinout. | Suitable for high-speed test fixtures or prototype boards where SOIC reflow is unavailable and speed margin is critical. | Choose SN74AS158N only when <10 ns delay is mandatory and power budget allows +100% ICC increase. |
Compared with SN74ALS157AD, SN74ALS158D saves one inverter per channel in polarity-sensitive paths; compared with SN74AS158N, it trades 2× speed for 40% lower power and surface-mount readiness-making it optimal for cost- and space-constrained commercial embedded systems.
Availability
SN74ALS158D is available at Aetrix Electronics and suitable for microprocessor support logic, legacy bus arbitration, test equipment signal routing, and digital instrumentation multiplexing requiring stable component supply across long-lifecycle industrial programs.
Supply support for SN74ALS158D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74ALS158D belongs to TI's Advanced Low-Power Schottky (ALS) logic product line, engineered to replace standard TTL in performance-sensitive, power-constrained digital systems while maintaining full pin and functional compatibility.
FAQ
What is the output logic polarity of the SN74ALS158D?
The SN74ALS158D provides inverted outputs: when input A is selected and A = H, the corresponding Y output is L. This differs from the true-output SN74ALS157A and reduces propagation delay by eliminating an internal inverter stage. The inversion applies uniformly across all four channels (1Y–4Y) and is inherent to the SN74ALS158D silicon design-not configurable via external pins.
Does the SN74ALS158D support 3-state (high-impedance) outputs?
No, the SN74ALS158D does not feature 3-state outputs. Its outputs are always actively driven high or low depending on the selected input and inversion logic. When the strobe input G is high, all Y outputs are forced high (not high-Z). For bus-sharing applications requiring tri-state capability, designers must use external buffers or select alternatives like the SN74ALS257 series.
What is the maximum clock/data rate supported by the SN74ALS158D?
The SN74ALS158D is not a clocked device but a combinational multiplexer. Its usable data rate depends on propagation delay and system timing margins. With tPHL/tPLH ≤ 15 ns (max) and setup/hold times implicitly satisfied by DC-coupled TTL signaling, it reliably supports asynchronous bus switching up to ~20 MHz in well-designed layouts. For synchronous applications, ensure minimum pulse width (tw) ≥ 10 ns on A/B and G inputs per datasheet Figure 1.
Can the SN74ALS158D operate at 3.3 V?
No, the SN74ALS158D is specified only for VCC = 4.5 V to 5.5 V. Operation below 4.5 V violates recommended conditions and risks incorrect logic thresholds, increased propagation delay, and potential output contention. For 3.3 V systems, consider TI's LVC or AHC logic families (e.g., SN74LVC157A) which are 5-V tolerant and fully characterized at 3.3 V.
Is the SN74ALS158D RoHS compliant?
Yes, the SN74ALS158D is RoHS compliant, with lead finish NIPDAU (nickel/palladium/gold) and MSL Level-1 rating (260°C peak reflow). Per TI's Package Option Addendum, it carries "Yes" in the RoHS column and is qualified for lead-free soldering processes. Always verify latest compliance status using TI's official part search or packaging documentation before high-volume deployment.
SN74ALS158D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ALS
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 400µA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74ALS158D FAQ
1.How can I place an order for SN74ALS158D through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74ALS158D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74ALS158D reliable?
The price and inventory of SN74ALS158D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ALS158D is usually 5 days.
3.What payment methods are accepted for SN74ALS158D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ALS158D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74ALS158D?
SN74ALS158D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74ALS158D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74ALS158D?
For technical support, including SN74ALS158D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ALS158D requirements.
6.How does Aetrix verify that SN74ALS158D is sourced from the original manufacturer or authorized distributors?
All SN74ALS158D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ALS158D meets industry standards.
7.What is the process for return or replacement of SN74ALS158D?
All SN74ALS158D units undergo pre-shipment inspection (PSI). If there is an issue with SN74ALS158D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74ALS158D part is unused and in its original packaging.
Return procedure for SN74ALS158D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74ALS158D Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
