Texas Instruments SN74ALS158DR
- Part No.:
- SN74ALS158DR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74ALS158DR.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,827
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74ALS158DR from Texas Instruments is a quad 2-line-to-1-line data selector/multiplexer with inverted output logic, designed for high-speed TTL-compatible digital systems. It features buffered inputs and outputs, a common strobe (G) enable, and selects one of two 4-bit data sources (A or B) to drive four inverted outputs (1Y–4Y). It operates from 0°C to 70°C with VCC = 4.5–5.5 V and supports 50-pF load switching at ≤18 ns max propagation delay.
For engineers reviewing the SN74ALS158DR datasheet, SN74ALS158DR pinout, SN74ALS158DR application, or SN74ALS158DR equivalent, key selection considerations include its inverted-output architecture (vs. true-output SN74ALS157DR), ALS family propagation delay vs. AS variants, SOIC-16 package compatibility, and legacy TTL-level interface requirements in industrial control and retro-computing designs.
Technical Context
The SN74ALS158DR implements four independent 2:1 multiplexers sharing a single A/B select line and global strobe (G) enable. Each channel routes either the A or B input pair to its corresponding inverted output (e.g., 1A/1B → 1Y), with all outputs active-low when G = LOW. Its ALS logic ensures compatibility with standard TTL voltage thresholds while reducing power consumption versus earlier 74LS families.
Unlike the SN74ALS157DR, this device inverts output data-minimizing propagation delay by eliminating an external inverter stage. The SOIC-16 package (D suffix) uses standard 1.27-mm pitch, with pin 1 located in quadrant Q1 per TI tape-and-reel specifications, and supports reflow soldering per MSL Level-1 rating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - Ensures stable operation across standard 5-V TTL supply tolerances without regulation. |
| Propagation Delay (tPHL, A/B → Y) | 2 ns (min) to 10.5 ns (max) at VCC = 4.5–5.5 V - Enables reliable timing in 50-MHz-class synchronous logic paths. |
| Output Drive (IOL) | 8 mA (min) - Sinks sufficient current to directly drive multiple 74ALS inputs or LED indicators without buffering. |
| Input Thresholds (VIL/VIH) | 0.8 V / 2.0 V - Matches standard TTL logic levels, ensuring interoperability with legacy 74xx, 74LS, and 74ALS devices. |
| Quiescent Current (ICC) | 5 mA (typ) at VCC = 5.5 V - Low static power enables use in power-constrained embedded control subsystems. |
| Operating Temperature | 0°C to 70°C - Qualified for commercial-grade applications including test equipment, instrumentation, and industrial PLC I/O modules. |
Pinout & Package
SN74ALS158DR is supplied in a 16-pin SOIC (D) package measuring 10.4 mm × 5.3 mm × 2.0 mm max height, with 1.27-mm lead pitch and RoHS-compliant NiPdAu lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (1A) | Data Input A, Channel 1 | First bit of source A word; routed to 1Y when A/B = HIGH and G = LOW. |
| 2 (1B) | Data Input B, Channel 1 | First bit of source B word; routed to 1Y when A/B = LOW and G = LOW. |
| 3 (2A) | Data Input A, Channel 2 | Second bit of source A word; drives 2Y under same select conditions as Pin 1. |
| 4 (2B) | Data Input B, Channel 2 | Second bit of source B word; drives 2Y under same select conditions as Pin 2. |
| 5 (G) | Strobe Enable | Active-LOW global enable: outputs go HIGH-Z when G = HIGH, regardless of A/B state. |
| 6 (3A) | Data Input A, Channel 3 | Third bit of source A word; routed to 3Y when A/B = HIGH and G = LOW. |
| 7 (3B) | Data Input B, Channel 3 | Third bit of source B word; routed to 3Y when A/B = LOW and G = LOW. |
| 8 (4A) | Data Input A, Channel 4 | Fourth bit of source A word; drives 4Y under same select conditions as Pins 1/3/6. |
| 9 (4B) | Data Input B, Channel 4 | Fourth bit of source B word; drives 4Y under same select conditions as Pins 2/4/7. |
| 10 (A/B) | Source Select | HIGH selects all A inputs; LOW selects all B inputs - synchronizes 4-bit word selection. |
| 11 (1Y) | Inverted Output, Channel 1 | Active-LOW output: presents inverted version of selected input (1A or 1B) when G = LOW. |
| 12 (2Y) | Inverted Output, Channel 2 | Active-LOW output: presents inverted version of selected input (2A or 2B) when G = LOW. |
| 13 (3Y) | Inverted Output, Channel 3 | Active-LOW output: presents inverted version of selected input (3A or 3B) when G = LOW. |
| 14 (4Y) | Inverted Output, Channel 4 | Active-LOW output: presents inverted version of selected input (4A or 4B) when G = LOW. |
| 15 (VCC) | Positive Supply | 5-V nominal power rail; decoupling capacitor required within 10 mm of this pin for noise immunity. |
| 16 (GND) | Ground Reference | Signal and power return path; must be connected to low-impedance system ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Inverted Output Logic | Eliminates need for external inverters in active-low bus architectures, reducing component count and board space. |
| ALS Family Performance | Delivers 2× faster switching than 74LS with ~50% lower power, enabling higher-density logic designs. |
| Buffered Inputs/Outputs | Provides high fan-out capability (≥20 74ALS loads) and noise immunity against signal reflections on long traces. |
| Common Strobe (G) Control | Allows simultaneous enable/disable of all four channels for synchronized data gating in pipeline stages. |
| SOIC-16 RoHS Compliance | NiPdAu lead finish and MSL Level-1 rating support automated surface-mount assembly without moisture sensitivity concerns. |
Applications
| Industrial Control Logic | Retro Computing Bus Interface |
|---|---|
Use Scenario: Routing sensor data streams between redundant PLC I/O modules during fault recovery. IC Role / Device Role / Timing Role: Quad 2:1 multiplexer selecting between primary and backup analog-to-digital converter outputs. Use Value: Ensures deterministic failover with sub-11 ns propagation delay and guaranteed TTL-level compatibility across legacy hardware generations. | Use Scenario: Managing address/data bus contention between CPU and DMA controller in 1980s-era microcomputer designs. IC Role / Device Role / Timing Role: Inverted-output data selector isolating memory-mapped peripherals during direct memory access cycles. Use Value: Prevents bus conflicts via active-LOW outputs synchronized to G strobe, matching timing budgets of Z80/6502-based systems. |
| Digital Test Equipment | Legacy Instrumentation Signal Routing |
Use Scenario: Configuring stimulus signal paths in automated test fixtures for mixed-signal IC validation. IC Role / Device Role / Timing Role: High-fan-out multiplexer routing calibrated reference voltages or clock signals to DUT pins. Use Value: Buffered I/Os maintain signal integrity across 15+ cm PCB traces, while 8-mA sink capability drives multiple comparator inputs simultaneously. | Use Scenario: Switching between calibration and measurement modes in benchtop oscilloscopes and spectrum analyzers. IC Role / Device Role / Timing Role: 4-bit word selector routing front-panel encoder inputs to internal configuration registers or display drivers. Use Value: Single A/B control line simplifies firmware logic, and inverted outputs match active-low enable requirements of legacy display controllers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar data selector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ALS157DR | Presents true (non-inverted) outputs; otherwise identical pinout, timing, and electrical specs. | Required where downstream logic expects non-inverted data without additional inversion stages. | Select SN74ALS157DR only if system timing budget allows extra gate delay or if existing design uses true-output multiplexing convention. |
| SN74AS158N | Faster propagation (1–5 ns typical) but higher ICC (15.6–22.5 mA); PDIP-16 package only, no SOIC option. | Suitable for speed-critical applications where power efficiency is secondary and through-hole assembly is acceptable. | Choose SN74AS158N only when sub-6 ns delay is mandatory and SOIC packaging is not required. |
Compared with SN74ALS157DR and SN74AS158N, the SN74ALS158DR uniquely balances low-power ALS performance with inverted-output functionality in a surface-mount SOIC package-making it optimal for space-constrained, legacy-TTL-compatible systems requiring deterministic active-low data routing.
Availability
SN74ALS158DR is available at Aetrix Electronics and suitable for industrial control logic, retro computing bus interfaces, digital test equipment, and legacy instrumentation signal routing requiring stable component supply and long-term obsolescence management.
Supply support for SN74ALS158DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog and embedded processing technologies with broad industrial, automotive, and consumer product portfolios.
The SN74ALS158DR belongs to TI's legacy 74ALS logic family, engineered for backward compatibility with TTL systems while delivering improved speed-power trade-offs for mid-1980s digital control and instrumentation applications.
FAQ
What logic family does the SN74ALS158DR belong to, and how does it differ from 74LS?
The SN74ALS158DR belongs to the advanced low-power Schottky (ALS) logic family. Compared to standard 74LS, it delivers approximately twice the switching speed (e.g., 10.5 ns max tPHL vs. ~20 ns for 74LS158) while consuming roughly half the quiescent current (5 mA typical vs. ~10 mA). Its input thresholds and output drive remain fully compatible with TTL voltage levels, enabling drop-in replacement in most 74LS-based designs without redesign.
Does the SN74ALS158DR support 3-state outputs?
No, the SN74ALS158DR does not provide 3-state (high-impedance) outputs. Its outputs are push-pull totem-pole structures that drive either HIGH or LOW based on input states and strobe (G) control. When G = HIGH, all outputs are forced HIGH (not high-Z); only when G = LOW do they actively drive inverted data. For true 3-state operation, consider alternatives like SN74ALS257N.
What is the function of the A/B pin on the SN74ALS158DR?
The A/B pin is a common select control for all four multiplexer channels. When A/B = HIGH, inputs 1A–4A are routed to outputs 1Y–4Y (inverted); when A/B = LOW, inputs 1B–4B are selected instead. This enables synchronized 4-bit word selection between two parallel data sources using a single control line, critical for bus arbitration and dual-port memory interfacing.
Can the SN74ALS158DR operate at 3.3 V?
No, the SN74ALS158DR is not rated for 3.3-V operation. Its absolute maximum VCC is 7 V, but recommended operating range is strictly 4.5 V to 5.5 V. At 3.3 V, input thresholds (VIL = 0.8 V, VIH = 2.0 V) would not be reliably met, and output drive capability collapses. For 3.3-V systems, consider modern equivalents such as SN74LVC157A or SN74AHC157.
How does the SN74ALS158DR handle unused inputs?
Unused inputs on the SN74ALS158DR-such as unconnected A or B lines-must be terminated to a defined logic level (VCC or GND) to prevent floating nodes that cause excessive current draw and erratic switching. TI recommends tying unused data inputs to GND (for LOW) or VCC via a 1-kΩ resistor (for HIGH); the strobe (G) and A/B pins should never be left floating, as they directly control output states of the SN74ALS158DR.
SN74ALS158DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ALS
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 400µA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74ALS158DR FAQ
1.How can I place an order for SN74ALS158DR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74ALS158DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74ALS158DR reliable?
The price and inventory of SN74ALS158DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ALS158DR is usually 5 days.
3.What payment methods are accepted for SN74ALS158DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ALS158DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74ALS158DR?
SN74ALS158DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74ALS158DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74ALS158DR?
For technical support, including SN74ALS158DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ALS158DR requirements.
6.How does Aetrix verify that SN74ALS158DR is sourced from the original manufacturer or authorized distributors?
All SN74ALS158DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ALS158DR meets industry standards.
7.What is the process for return or replacement of SN74ALS158DR?
All SN74ALS158DR units undergo pre-shipment inspection (PSI). If there is an issue with SN74ALS158DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74ALS158DR part is unused and in its original packaging.
Return procedure for SN74ALS158DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74ALS158DR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
